	Name:		ID:
	Departme	ent of Computer Science of CSE340: Computer Archit Fall 2014 Quiz-2 Full Marks:15 Time: 30	ecture
1.	What are the purpose of	PC and \$sp.	2
2.	Encode the MIPS instruc	ction addi \$16,\$17, 18 and lw \$16,	40 (\$17) also find their type. 3
3.	Write MIPS instruction	for the expression if (i<=10) f=g+h	, using minimum number of

3

Register.

4. Describe how JUMP address is calcu	ılated with figure.
---------------------------------------	---------------------

	Name:	ID:
	Department of Computer Science CSE340: Computer Archit Spring 2014 Quiz-2 Full Marks: 15 Time: 25	tecture
1.	What do you mean by zero and sign extended?	2
2.	1 00001111 101010000000000000000000000	decimal value using IEEE754 32-bit
	floating point representation.	3
3.	Write Show the IEEE 754 binary representation of the float	ating point number -11.1 using eight

bit register have one bit for sign, three bits for exponent and four bits for fraction part.

4. Add 0.5_{ten} and -0.4365_{ten} IEEE 754 floating point addition.

	Name:	ID:
	CSE340: Compu Sprin Qu	Science and Engineering iter Architecture g 2015 iz-2 Time: 20 Mins
1.	What do you mean by zero and sign extended ^a	?
2.	2. Write MIPS instruction for the expression f =(;	g*h)+(i*j), using minimum number of registers. 5

3. Convert bgt \$s1,s2, Exit into equivalent MIPS code. [bgt= branch if greater than]

- a. srl \$t1,\$t2,8.
- b. slt \$t1,\$t2,\$t3.

	Name:	ID:	,
		Department of Computer Science and Engineering CSE340: Computer Architecture Summer 2014 Quiz-2 Full Marks:15 Time: 20 Mins	
1.	Define c o	ompiler and assembler.	2
2.	Encode t	the MIPS instruction subi \$16,\$17, 18 and sw \$16,40(\$17) also find their type.	3

3. Write MIPS instruction for the expression f=(g+h)-(i+j), using minimum number of

3

Register.

3
equal] 4
•

Name:	ID:	


Department of Computer Science and Engineering

CSE340: Computer Architecture Summer 2013 Quiz-3

Full Marks: 15 Time: 25 Mins


1. Draw the missing links?





2. What do you mean by combinational elements and State elements?





4. How address of the next instruction is calculated in **Jump** instruction, explain with appropriate figure.

Name:	ID:	


Department of Computer Science and Engineering

CSE340: Computer Architecture Summer 2013 Quiz-3

Full Marks: 15 Time: 25 Mins


1. Draw the missing links?





2. What do you mean by combinational elements and State elements?





4. How address of the next instruction is calculated in **Jump** instruction, explain with appropriate figure.

Department of Computer Science and Engineering CSE340: Computer Architecture Fall 2014 Quiz-3 Full Marks:15 Time: 30 Mins do you need multiple unites of same component in a single cycle datapath?
lo you need multiple unites of same component in a single cycle datapath?
= $(0\ 1010\ 101)_2$ and B= $(0\ 1101\ 110)_2$ perform (A+B) using IEEE754 floating point on. Also show the decimal equivalent.

3.	What do you mean by Response time, Throughput, CPI and effective CPI?	4
4.	Draw the datapath for instruction: add \$10,\$11,\$12. Also show the dataflow.	5

	Name: ID:	
	Department of Computer Science and Engineering CSE340: Computer Architecture Summer 2013 Quiz-3 Full Marks: 15 Time: 25 Mins	· •
1.	State single cycle datapath advantages and disadvantages?	3
2.	. What do you mean by combinational elements and state elements?	2

4.	What is pipelining? Wha	t makes Pipelining e	asy? Why it is ha	rd at the same time?	5

Name: ID: _	
-------------	--

Department of Computer Science and Engineering CSE340: Computer Architecture Spring 2015

Quiz-3

Full Marks: 15 Time: 20 Mins

Name:	ID:
CSE340:	nputer Science and Engineering Computer Architecture Spring 2015 Quiz-3 rks: 15 Time: 20 Mins
. 1 00000111 10111000000000000000000	0000 convert this to decimal value using IEEE754 32-bit
floating point representation.	7

2. Multiply 0.5_{ten} and -0.4365_{ten} IEEE 754 floating point addition. Also show the overflow status. 8

Name:	 ID:	

Department of Computer Science and Engineering CSE340: Computer Architecture Spring 2015 Quiz-3

Full Marks: 15 Time: 20 Mins

Show the IEEE 754 single precision binary representation of the floating point number -13.3. Also show equivalent hex representation of the binary value.

	Name:	ID:	
	CSE	ent of Computer Science and Engineering CSE340: Computer Architecture Summer 2014 Quiz-3 Full Marks: 15 Time: 25 Mins	
1.	State single cycle datapath adv	vantages and disadvantages?	3
2.	What do you mean by CPU time	ne, CPI and effective CPI?	3

4. Wh	nat is pipelining? Wh	at makes Pipelining	easy? Why it is h	ard at the same time	2? 5