

1 ->0 | 1

1-0-6



RS latch ('reset' O, 'set' 1)




« Clock




- · doesn't count (j'ust goes ON, OFF, ...)
- · electronic implementation not discussed
- typical clock speed today is
 3 GHZ (109 cycles/sec)


Today


- RS latch
- clocked RS latel
- D latch
- D flipflop, T flip Hop
- register








Clocked RS latch



















D flip flop



- · Clock cycle is long enough to allow all gates to stabilize.
- allowing us to treat time as allowing us to treat time as a sequence of discrete R/W steps (hence "sequential circuit")
- From now on, ignore all variations within a clock cycle (e.g. carries in adder)



Register (set of flip flops that are grouped together)

