
Friday, February 18, 2022 12:27 AM

## VHDL Code for the ADC Controller

```
ADC for data read operations
     if (flag) then clk_signal <= pll_out; -- Generate ADC clock by duplicating
pll out</pre>
          else clk_signal <= '1'; -- No operation so just keep clock line to ADC
     end if;
end process sclk_process;
cs_process: process(pl1_out) -- generates the chip select signal (active low) that is supplied to the ADC for data read operations
     if (flag) then cs_signal <= '0'; -- Select (activate) ADC by driving chip select signal from high to low
        else cs_signal <- '1'; -- -- No operation so just keep chip select to ADC at Togic high
     end if;
end process cs_process;
dout process: process(pl1_out) -- sets the active channel number then reads 12 data bits in succession from the ADC and converts them to a byte value for display on 8 LEDs
     if (not(flag)) then -- insert a delay between successive ADC read operations; flag being FALSE means we are between successive data transfers
        if (rising_edge(pll_out)) then
             if (cntr val < 100) then
                     cntr_val := cntr_val + 1;
                   else cntr_val := 0;
flag := not(flag); -- After delay, initiate the data transfer
operation by making flag go TRUE
               end if;
         end if;
```


```
end if:
   if ( (flag = true) and (falling_edge(pll_out)) ) then -- set input channel number on falling clock edges; ADC will read data on rising clock edges
        if ((kntr >= 3) and (kntr <= 5)) then -- Send three data bits to set input analog-in channel number
                channel <= channel_val(kntr-3);
        if (kntr = 16) then -- Complete Operation takes 16 clock cycles
              kntr := 0;
         end if;
    end if:
     if ( (flag = true) and (rising_edge(pil_out)) ) then -- Read 12 ADC data
bits (MSB first) on rising clock edges; take the 8 high order bits (after
array recordering)
         cntr := cntr + 3;
        if ( (cntr >= 0) and (cntr <= 16) ) then -- Read 12 ADC conversion data
bits from MSB to LSB
           data_accept(cntr=5) <= data_in;
         end if;
       if (cntr = 16) then
           cntr := 0;
flag := not(flag); -- Data transfer operation complete so set flag
to False
             for n in 0 to 7 loop
                   data_out(n) <- data_accept(7-n); -- Reorder data array and
retain only 8 high data bits</pre>
             end loop;
         end if;
 end if;
   if ( (flag - true) and (display_mode - 'l') ) then
         LED_out <= data_out; -- Display data as a binary display on 8 LEDs
    elsif ( (flag = true) and (display_mode = '0') ) then
cl: case to integer(unsigned(data_out)) is -- Display data as a bar-graph display on 8 LEDs
               when 1 to 31 => LED out <= "000000001";
when 32 to 63 => LED out <= "000000011";
```

## **RTL View**



Screen clipping taken: 2/18/2022 12:58 AM

## Pin Planner



Screen clipping taken: 2/18/2022 2:08 AM