Mark Musil
Ohio University

Design of Digital Circuits
Lab 4

February 2022

Part 1

```
1  ----------------------------------
2  -- Library Declaration --
3  ----------------------------------
4  -- Like any other programming language, we should declare libraries
5  library ieee;
6  use ieee.std_logic_1164.all;
7  ----------------------------------
8  -- Entity Declaration --
9  ----------------------------------
10 -- Here we specify all input/output ports
11 entity SWtoLED is
12    port(
13
14        sw : in std_logic_vector(1 downto 0);
15        led : out std_logic_vector(1 downto 0)
16
17 );
18 end SWtoLED;
19 ----------------------------------
20 -- Architecture Declaration --
21 ----------------------------------
22 -- here we put the description code of the design
23 architecture dataflow of SWtoLED is
24 begin
25 led <= not(sw);
26 end dataflow;
```





Named: * Edit:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	strict Preservation
led[1]	Output	PIN_A13	7	B7_N0	PIN_A13	2.5 V		8mA (default)	2 (default)		
led[0]	Output	PIN_A15	7	B7_N0	PIN_A15	2.5 V		8mA (default)	2 (default)		
sw[1]	Input	PIN_E1	1	B1_N0	PIN_E1	2.5 V		8mA (default)			
sw[0]	Input	PIN_J15	5	B5_N0	PIN_J15	2.5 V		8mA (default)			
<<new node>>											


RTL Viewer - C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/m4/lab4/SWtoLED ...
File
Edit
View
Tools
Window
Help
Search altera.com
Page:
1 of 1
Netlist Navigator
SWtoLED
SWtoLED:1
sw[1..0]
0
1
led[0]~not
led[1]~not
led[1..0]
100%
00:00:02

Part 2

Blinker_m4.vhd | Compilation Report - Blinker_Mark_Musil

```
1   library ieee;
2   use ieee.std_logic_1164.all;
3   use ieee.numeric_std.all;
4   use IEEE.std_logic_unsigned.all;
5
6   ------------------------------------
7   -- Entity Declaration --
8   ------------------------------------
9   -- Here we specify all input/output ports
10
11  entity Blinker_m4 is
12  port(
13      clk_50MHz : in std_logic;
14      tick_out : out std_logic
15      );
16  end entity;
17
18  architecture RTL of Blinker_m4 is
19
20  begin
21      clock_1hz_process : process(clk_50MHz) -- generates a 1 Hz clock
22      variable scaler : natural;
23      variable pulse : std_logic;
24      begin
25          if(rising_edge(clk_50MHz)) then
26              if (scaler < (25000000-1)) then
27                  scaler := scaler + 1;
28          else
29              scaler := 0; -- reset scaler variable
30              pulse := not(pulse); -- toggle the pulse variable
31              end if;
32          end if;
33
34      tick_out <= pulse; -- assign the logic state of pulse to tick_out signal
35
36      end process clock_1hz_process;
37
38  end RTL;
```


Pin Planner - C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/m4/lab4/Blinker/Blinker_Mark_Musil - Blinker_Mark_Musil
File Edit View Processing Tools Window Help
Report
Report not available
Groups Report
Tasks
Early Pin Planning
Early Pin Planning...
Run I/O Assignment Analysis
Export Pin Assignments...
Pin Finder...
Highlight Pins
I/O Banks
VREF Groups
Edges
Clock Pins
Clock
PLL/DLL Input
PLL/DLL Output
Clock Region Input
Memory Pins
DQ/DQS
Differential Pins
OCT Pins
Top View - Wire Bond
Cyclone IV E - EP4CE22F17C6
Named:
Edit:
Node Name | Direction | Location | I/O Bank | VREF Group | Fitter Location | I/O Standard | Reserved | Current Strength | Slew Rate | Differential Pair | Strict Preservation
clk_50MHz | Input | PIN_R8 | 3 | B3_N0 | PIN_E1 | 2.5 V (default) | | 8mA (default)
tick_out | Output | PIN_A15 | 7 | B7_N0 | PIN_B10 | 2.5 V (default) | | 8mA (default) | 2 (default)
<<new node>>


RTL Viewer - C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/m4/lab4/Blinker/Blinker_Mark_Musil - Blinker_Mark_Musil
File Edit View Tools Window Help
Netlist Navigator
Blinker_m4
Blinker_Mark_Musil:1
scaler~[30..0]
Add0
1'h0 CIN
A[30..0]
31'h1 B[30..0]
OUT[30..0]
31'h0
\clock_1hz_process:scaler[30..0]
LessThan0
31'h17d783f B[30..0]
OUT
\clock_1hz_process:pulse
CLK
ENA
ACLR
1'h0
tick_out
clk_50MHz
100%
00:00:01