


Top Level (Complete_Clock.bdf)



Pin Planner



Programmer




Video of the device blinking

https://youtube.com/shorts/-HyueXFLDLs?feature=share

Screenshots of successfully compiled subblocks

The code and testbenches shown below were compiled using Quartus Lite and ModelSim (ModelSim is included with Quartus Lite)


TickGenerator




```
I TB_TickGenerator.vhd I II TB_eight_bit_shift_register.vhd III
        library ieee;
  2
        use ieee.std_logic_1164.all;
  3
  4
      mentity TB_TickGenerator is
  5
      Lend entity;
  6
  7
      architecture behavioral of TB_TickGenerator is
  8
  9
        signal TB clock: std logic := '0';
       signal TB_clock_out: std_logic;
 10
 11
 12
      component TickGenerator port (
 13
            clk_50mhz: in std_logic;
 14
            tick_out: out std_logic
 15
            );
 16
       end component;
 17
 18
       begin
 19
            DUT: TickGenerator port map (
 20
 21
               clk_50mhz => TB_clock,
               tick_out => TB_clock_out);
 22
 23
 24
           clock_process: process
 25
 26
            begin
 27
                TB_clock <= '0';
 28
                wait for 10 ns;
 29
                TB_clock <= '1';
                wait for 10 ns;
 30
 31
            end process;
 32
 33
       Lend behavioral;
 34
```

Testbench output








Scan Clock


🕟 Quartus Prime Lite Edition - C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Final Project/Code/Scar File Edit View Project Assignments Processing Tools Window Help ScanClock **→** Q 1 5 × ScanClock.vhd Project Navigator 🚵 Hierarchy Entity:Instance Cyclone IV E: EP4CE22F17C6 library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; 23456789 ScanClock mentity ScanClock is port(
 clk_50mhz: in std_logic;
 scan_out: out std_logic end entity; 10 11 12 13 □architecture arch of ScanClock is 14 15 signal count : integer := 1;
signal tmp: std_logic := '0'; 16 17 □begin 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 process(clk_50mhz) begin ☐ if (clk_50mhz'event and clk_50mhz = '1') then count <= count + 1;
☐ if (count = 100000) then

tmp <= NOT tmp;
count <= 1;
end if;
scan_out <= tmp;
end if: -end if; -end process; end arch; ▼ | ■ 📮 🗗 × Tasks Compilation Task Compile Design > Analysis & Synthesis > Fitter (Place & Route) > Assembler (Generate programmin > Timing Analysis > EDA Netlist Writer Edit Settings Program Device (Open Programmer)


Block Diagram



RTL Diagram



Second Generator





```
☐ TB_SecondGenerator.vhd 
☐

       library ieee;
       use ieee.std_logic_l164.all;
  3
      use ieee.numeric_std.all;
     pentity TB_SecondGenerator is
  5
      end entity;
  6
 8
     architecture behavioral of TB_SecondGenerator is
 9
 10
       signal TB_tick_in: std_logic := '0';
 11
      signal TB_minute_out: std_logic;
 12
      signal TB_second: std_logic_vector(5 downto 0);
 13
 14 Component SecondGenerator port (
           tick_in: in std_logic;
 15
 16
          minute_out: out std_logic;
 17
          second: out std_logic_vector(5 downto 0)
 18
          );
 19
      end component;
 20
 21
      begin
 22
 23 🖨
         DUT: SecondGenerator port map(
 24
            tick_in => TB_tick_in,
 25
              minute_out => TB_minute_out,
 26
              second => TB_Second
 27
               );
 28
 29
     白
         tick_process: process
 30
 31
           begin
 32
              TB_tick_in <= '0';
 33
              wait for 5000 ms;
 34
              TB_tick_in <= '1';
 35
               wait for 5000 ms;
 36
           end process;
 37
 38
     end behavioral;
 39
```


Simulation








Minute Generator





```
☐ TB_MinuteGenerator.vhd 
☐

 library ieee;
      use ieee.std_logic_l164.all;
 3
      use ieee.numeric_std.all;
 4
 5  entity TB MinuteGenerator is
 6 Lend entity;
 8 Farchitecture behavioral of TB_MinuteGenerator is
 9
 10
      signal TB_minute_in: std_logic := '0';
12
      signal TB hour out: std logic;
      signal TB_minute: std_logic_vector(5 downto 0);
 13
 14 Ecomponent MinuteGenerator port(
       minute_in: in std logic;
 15
 16
         hour out: out std logic;
 17
         minute: out std_logic_vector(5 downto 0)
 18
 19
      -end component;
 20
 21
      begin
 22
 23 DUT: MinuteGenerator port map(
 24
      minute_in => TB_minute_in,
         hour_out => TB_hour_out,
 25
 26
          minute => TB_minute
 27
 28
 29
     ₽
          minute_process: process
 30
 31
         begin
            TB_minute_in <= '0';</pre>
 32
             wait for 60000 ms;
 33
             TB_minute_in <= '1';</pre>
 34
             wait for 60000 ms;
 35
 36
          end process;
 37 end behavioral;
```

Simulation








Hour Generator


```
👇 Compilation Report - HourGenerator 🗵
                                  → Q 📭 🗗 ×
roject Navigator 🖹 Files
                                                                                                     HourGenerator.vhd
                                                                                                                                     268
  HourGenerator.vhd
                                                          library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
                                                  ⊟entity HourGenerator is
□ port (
    hour_in: in std_logic;
    hour: out std_logic_vector(5 downto 0)
    end entity;
                                                        Earchitecture arch of HourGenerator is
                                                         signal hour_count: std_logic_vector(5 downto 0) := (others => '0');
                                                        □begin
                                                        process(hour_in)
                                                          begin
                                                        if (hour_in'event and hour_in = '1') then
                                                               hour <= hour_count;
                                                               if (to_integer(unsigned(hour_count)) = 60) then
hour_count <= (others => '0');
                                                        ₽
                                                         else
    hour_count <= std_logic_vector(unsigned(hour_count) + 1);
end if;
end process;
end arch;</pre>
                                                        ▼ = 🗓 🗗 ×
asks
             Compilation
```

```
TB_MinuteGenerator.vhd 🗵 📙 TB_HourGenerator.vhd 🗵
      library ieee;
 2
      use ieee.std logic 1164.all;
      use ieee.numeric_std.all;
 3
 4
 5
     □entity TB_HourGenerator is
 6 end entity;
 7
 8 Farchitecture behavioral of TB HourGenerator is
 9
10
      signal TB_hour_in: std_logic := '0';
      signal TB hour: std logic vector(5 downto 0);
11
12
     component HourGenerator port(
13
          hour_in: in std_logic;
14
15
          hour: out std_logic_vector(5 downto 0)
16
          );
17
     end component;
18
19
      begin
20
21
    DUT: HourGenerator port map (
        hour_in => TB_hour_in,
22
23
          hour => TB hour
24
          );
25
          hour process: process
26
27
          begin
             TB hour in <= '0';
28
             wait for 10 ms;
29
              TB hour in <= '1';
30
              wait for 10 ms;
31
32
          end process;
33 Lend behavioral;
34
35
 36
```


Simulation







Double Dabble




```
55
                  if scratch_space(9 downto 6) > "0101" then
56
                      scratch_space(9 downto 6) <= std_logic_vector(unsigned(</pre>
                      scratch_space(9 downto 6)) + 3);
57
                  end if;
58
59
                  --scratch space TP(13 downto 0) <= scratch space(13 downto 0);
60
61
              end loop shift_loop;
62
63
              tens(3 downto 0) <= scratch_space(13 downto 10);</pre>
64
              ones(3 downto 0) <= scratch_space(9 downto 6);</pre>
65
66
          end if;
67
          old_vec(5 downto 0) <= binIN(5 downto 0);</pre>
68
69
          end process DoubleDabble_Process;
70
     end RTL;
71
```

```
🔐 C:\Users\musil\OneDrive - Ohio University\First Year\Winter\Design of Digital Circuits\Final Project\Code\DoubleDabble\TB_DoubleDabble.vhd - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
🔛 Comp1.vhd 🔀 🛗 AOI.vhd 🔀 🛗 4p13.vhd 🔀 🛗 4p13.vhd 🔀 🛗 ADC.vhd 🔀 🛗 TB_MinuteGenerator.vhd 🔀 🛗 TB_DoubleDabble.vhd 🔀 🛗 DoubleDabble.vhd 🔀
      library ieee;
      use ieee.std_logic_1164.all;
      use ieee.numeric std.all;
 5 pentity TB_DoubleDabble is
      end entity;
    Farchitecture behavioral of TB DoubleDabble is
     signal TB_binIN: std_logic_vector(5 downto 0);
      signal TB_ones: std_logic_vector(3 downto 0);
 12
      signal TB_tens: std_logic_vector(3 downto 0);
 13
      signal TB_Test_Point_Scratch_Space: std_logic_vector(13 downto 0);
 14
      signal TB_k_tp: std_logic_vector(2 downto 0);
 15
 16 component DoubleDabble port(
          binIN: in std_logic_vector(5 downto 0);
 17
 18
          ones: out std_logic_vector(3 downto 0);
 19
          tens: out std_logic_vector(3 downto 0);
 20
          scratch_space_TP: out std_logic_vector(13 downto 0);
 21
          k tp out: out std logic vector(2 downto 0)
 22
          );
 23
     end component;
 24
 25
     begin
 26
 27
     DUT: DoubleDabble port map(
 28
        binIN => TB binIN,
 29
          ones => TB_ones,
 30
          tens => TB_tens,
 31
          scratch space TP => TB Test Point Scratch Space,
          k_tp_out => TB_k_tp
 32
 33
 34
 35
          test_process: process
 36
 37
          begin
             TB binIN <= "001111"; -- 15 Base 10
 38
 39
              wait for 20 ms;
 40
             TB binIN <= "010010"; -- 18 Base 10;
              wait for 20 ms;
 41
 42
             TB binIN <= "010101"; -- 21 Base 10
 43
              wait for 20 ms;
              TB binIN <= "010111"; -- 23 Base 10;
 44
 45
              wait for 20 ms;
 46
 47
           end process test_process;
    end behavioral;
 48
```


Simulation







DisplayDriver



```
79
                     seven_segment_variable <= "11111111"; -- 8
80
                     when "1001" =>
                        seven_segment_variable <= "1110011"; -- 9
81
                     when others =>
82
83
                       seven_segment_variable <= "11111110"; -- 0
84
                 end case;
85
             end process;
86
87
             process(seven_segment_variable)
88
89
                 display_out(6 downto 0) <= seven_segment_variable(6 downto 0);</pre>
90
             end process;
91
92 end RTL;
93
94
95
```

TestBench

```
parchitecture behavorial of TB_DisplayDriver is
      signal TB_scan_clk: std_logic := '0';
      signal TB_minute_ones: std_logic_vector(3 downto 0) := (others =>
 11
 12
      signal TB_minute_tens: std_logic_vector(3 downto 0) := (others =>
        '0');
 13
      signal TB hour ones: std logic vector(3 downto 0) := (others =>
       ('0');
      signal TB_hour_tens: std_logic_vector(3 downto 0) := (others =>
 14
       '0');
 15
      signal TB_display_out: std_logic_vector(6 downto 0);
 16
      signal TB digit vector: std logic vector(3 downto 0);
 17
 18
     component DisplayDriver port(
              scan_clk: in std_logic:= '0';
 19
 20
              minute_ones: in std_logic_vector(3 downto 0);
 21
              minute_tens: in std_logic_vector(3 downto 0);
              hour_ones: in std_logic_vector(3 downto 0);
23
              hour_tens: in std_logic_vector(3 downto 0);
 24
              display_out: out std_logic_vector(6 downto 0);
 25
              digit vector: out std logic vector(3 downto 0)
26
27
              );
           end component;
 28
 29
      begin
 30
     DUT: DisplayDriver port map(
 31
 32
          scan_clk => TB_scan_clk,
 33
          minute ones => TB minute ones,
 34
          minute_tens => TB_minute_tens,
          hour_ones => TB_hour_ones,
 35
 36
          hour tens => TB hour tens,
 37
          display_out => TB_display_out,
 38
          digit vector => TB digit vector
 39
 40
 41
           scan_clk_process: process
 42
          begin
 43
              TB_scan_clk <= '0';</pre>
 44
 45
              wait for 2 ms;
 46
              TB_scan_clk <= '1';
 47
              wait for 2 ms;
 48
          end process;
 49
 50
           test_process: process
 51
 52
          begin
 53
 54
 55
              TB_minute_ones <= "0001";
 56
 57
              wait for 10 ms:
 58
 59
              TB_minute_tens <= "0010";
 60
 61
              wait for 10 ms;
 62
              TB_hour_ones <= "0011";
 63
 64
 65
              wait for 10 ms;
              TB_hour_tens <= "0100";</pre>
 66
 67
 68
              wait for 10 ms;
 69
           end process;
 70
      end behavorial;
```

Simulation



RTL Diagram

