


## Project 1

### VHDL Code

#### Top level entity




The screenshot shows a VHDL code editor window titled 'AOI.vhd'. The code defines a top-level entity 'AOI' with four input ports (i1, i2, i3, i4) and one output port (z). The architecture is structural, using two components: 'Comp1' (an AND gate) and 'Comp2' (an OR gate). The output 'z' is the result of the OR operation on the outputs of 'Comp1' and 'Comp2'.

```
1  -- Entity Declaration --
2  -- here we describe the I/O of the design
3
4  entity AOI is
5  port(
6      i1, i2, i3, i4 : in bit;
7      z : out bit
8  );
9  end entity;
10
11 -- Architecture Definition --
12 -- here we put the description code of the design
13
14 architecture structural of AOI is
15     signal temp1, temp2 : bit; -- these are (internal) signals that carry outputs from 2 Comp1 components to the inputs of the
16
17     component comp1 port(a, b : in bit; c : out bit); end component; -- declaration of Comp1 (written on a single line)
18     component comp2 port(a, b : in bit; c : out bit); end component; -- declaration of Comp2 (written on a single line)
19
20     begin
21     MyAND1: Comp1
22         port map(a => i1, b => i2, c => temp1);
23     MyAND2: Comp1
24         port map(a => i3, b => i4, c => temp2);
25     MyORINVERT: Comp2
26         port map(temp1, temp2, z);
27     end structural;
28
29
```

## Components


```
1  -----
2  -- Entity Declaration --
3  -----
4  -- here we describe the I/O of the design
5  entity Comp1 is
6  port(
7      a, b : in bit;
8      c : out bit
9  );
10 end entity;
11
12 -----
13 -- Architecture Definition --
14 -----
15 -- here we put the description code of the design
16 architecture gate of Comp1 is
17 begin
18     c <= a AND b;
19
20 end gate;
```



```
1  -----
2  -- Entity Declaration --
3  -----
4  -- here we describe the I/O of the design
5  entity Comp2 is
6  port(
7      a, b : in bit;
8      c : out bit
9  );
10 end entity;
11
12 -----
13 -- Architecture Definition --
14 -----
15 -- here we put the description code of the design
16 architecture gate of Comp2 is
17 begin
18     c <= NOT(a OR b);
19 end gate;
```


[illegible]

RTL Window



## Project 2

### Circuit Diagram



## Pin Planner

Pin Planner - C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/Lab 6/B/Diagram - Diagram

File Edit View Processing Tools Window Help

Report  
Report not available

Groups Report

Tasks

- Early Pin Planning
  - Early Pin Planning...
  - Run I/O Assignment Analysis
  - Export Pin Assignments...
- Highlight Pins
  - I/O Banks
  - VREF Groups
  - Edges
- Clock Pins
  - Clock
  - PLL/DLL Input
  - PLL/DLL Output
- Clock Region Input
- Memory Pins

Top View - Wire Bond  
Cyclone IV E - EP4CE22F17C6

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
Input_1A	Input	PIN_M1	2	B2_NO	PIN_M1	2.5 V		8mA (default)			
Input_1B	Input	PIN_T8	3	B3_NO	PIN_T8	2.5 V		8mA (default)			
Input_2A	Input	PIN_B9	7	B7_NO	PIN_B9	2.5 V		8mA (default)			
Input_2B	Input	PIN_M15	5	B5_NO	PIN_M15	2.5 V		8mA (default)			
OutputLogic	Output	PIN_A15	7	B7_NO	PIN_A15	2.5 V		8mA (default)	2 (default)		

## RTL Window

