Project 1

VHDL Code

Top level entity

```
AOLyhd


AOLyhd
```

Components


```
-- Entity Declaration --
    L-- here we describe the I/O of the design
   ⊟entity Comp1 is
   □port(
    a, b : in bit;
    c : out bit
    );
6
7
8
9
    end entity;
10
11
12
    -- Architecture Definition --
13
    14
15
16
    □architecture gate of Compl is
17
    ⊟begin
18
       c \le a AND b;
19
20
    end gate;
```


```
AOI.vhd
                                                  Comp1.vhd
                                                               267
                                                               268
     |-- Entity Declaration --
     -- here we describe the I/O of the design
 5
     ⊟entity Comp2 is
         a, b : in bit;
c : out bit
);
     □ port(
 6
7
8
9
    end entity;
10
11
     □ -----
     | -- Architecture Definition --
12
13
     --- here we put the description code of the design
14
15
     □architecture gate of Comp2 is
16
     ⊟begin
    c <= NOT(a OR b);
end gate;
17
18
19
```

Pin Planner




RTL Window






Project 2

Circuit Diagram



Pin Planner



RTL Window

