

Part 1





Part 2

```
Blinker_m4.vhd
                                                                                            Compilation Report - Blinker_Mark_Musil
                                                                                               268
         library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use IEEE.std_logic_unsigned.all;
6 7 8 9 10 111 122 133 144 155 166 17 8 19 20 21 223 224 256 229 30 31 32 33 334 356 37
          -- Entity Declaration --
          -- Here we specify all input/output ports
       ⊟entity Blinker_m4 is
       end entity;
       □architecture RTL of Blinker_m4 is
       Bbegin
□ clock_lhz_process : process(clk_50MHz) -- generates a 1 Hz clock
| variable scaler : natural;
| variable pulse : std_logic;
              begin

if(rising_edge(clk_50MHz)) then

if (scaler < (25000000-1)) then

scaler := scaler + 1;
       scaler := 0; -- reset scaler variable
pulse := not(pulse); -- toggle the pulse variable
end if;
end if;
               tick_out <= pulse; -- assign the logic state of pulse to tick_out signal
               end process clock_1hz_process;
          end RTL;
 38
```

