Part 1

VHDL Code

CountingLEDs.vhd

```
1  ----------------------------------
2  -- Library Declaration --
3  ----------------------------------
4  -- Like any other programming language, we should declare libraries
5
6  library ieee;
7  use ieee.std_logic_1164.all;
8  use ieee.numeric_std.all;
9  use ieee.std_logic_unsigned.all;
10
11 ----------------------------------
12 -- Entity Declaration --
13 ----------------------------------
14 -- Here we specify all input/output ports
15
16 entity CountingLEDs is
17    port(
18       clk_50MHz : in std_logic ;
19       reset_btn : in std_logic;
20       green_leds : out std_logic_vector (7 downto 0)
21          );
22 end CountingLEDs;
23
24 ----------------------------------
25 -- Architecture Declaration --
26 ----------------------------------
27 -- here we put the description code of the design
28
29 architecture behave of CountingLEDs is
30 --signal declaration
31 signal clk_1Hz : std_logic ;
32 signal scaler : integer range 0 to 25000000 ;
33 signal pre_count: std_logic_vector(7 downto 0);
34 signal count: std_logic_vector(7 downto 0);
35 begin
36 -- clk_1Hz_process process is used to generate a brief pulse once every second
37    clk_1Hz_process : process( clk_50MHz , reset_btn )
38    begin
39       if (reset_btn = '0') then
40          clk_1Hz <= '0';
41          scaler <= 0;
42
43       elsif(rising_edge(clk_50MHz)) then
44
45          if (scaler < 25000000) then
46             scaler <= scaler + 1 ;
47             clk_1Hz <= '0';
48          else
49          scaler <= 0;
50          clk_1Hz <= '1';
51          end if;
52       end if;
53    end process clk_1Hz_process;
54
55    -- 8-bit counter process : counts from 0 to 255 and back
56    counter_process : process (clk_1Hz, reset_btn)
57    begin
58       if reset_btn = '0' then
59          pre_count <= "00000000";
60
61       elsif (clk_1Hz='1' and clk_1Hz'event) then
62          pre_count <= pre_count + "1";
63       end if;
64
65       count <= pre_count;
66    end process counter_process;
67    -- final part of the program
68    green_leds <= count;
69 end behave;
```

Pin Planner



Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair
clk_50MHz	Input	PIN_R8	3	B3_N0	PIN_E1	2.5 V (default)		8mA (default)		
green_leds[7]	Output	PIN_L3	2	B2_N0	PIN_G1	2.5 V (default)		8mA (default)	2 (default)	
green_leds[6]	Output	PIN_B1	1	B1_N0	PIN_G2	2.5 V (default)		8mA (default)	2 (default)	
green_leds[5]	Output	PIN_F3	1	B1_N0	PIN_F1	2.5 V (default)		8mA (default)	2 (default)	
green_leds[4]	Output	PIN_D1	1	B1_N0	PIN_F2	2.5 V (default)		8mA (default)	2 (default)	
green_leds[3]	Output	PIN_A11	7	B7_N0	PIN_G5	2.5 V (default)		8mA (default)	2 (default)	
green_leds[2]	Output	PIN_B13	7	B7_N0	PIN_D1	2.5 V (default)		8mA (default)	2 (default)	
green_leds[1]	Output	PIN_A13	7	B7_N0	PIN_C2	2.5 V (default)		8mA (default)	2 (default)	
green_leds[0]	Output	PIN_A15	7	B7_N0	PIN_B1	2.5 V (default)		8mA (default)	2 (default)	
reset_btn	Input	PIN_J15	5	B5_N0	PIN_M2	2.5 V (default)		8mA (default)		
<<new node>>										

RTL Window


RTL Viewer - C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 5/Lab 5/CountingLEDs - CountingLEDs
File Edit View Tools Window Help
Search altera.com
Page: 1 of 1
Netlist Navigator
CountingLEDs
CountingLEDs:1
clk_50MHz
reset_btn
Add0
scaler~[24..0]
scaler[24..0]
LessThan0
Add1
clk_1Hz
pre_count[7..0]
green_leds[7..0]
100%
00:00:02

Part 2

VHDL Code

PWMLED.vhd

```
1   ----------------------------------
2   -- Library Declaration --
3   ----------------------------------
4   -- Like any other programming language, we should declare libraries
5   library ieee;
6   use ieee.std_logic_1164.all;
7   use ieee.numeric_std.all;
8   ----------------------------------
9   -- Entity Declaration --
10  ----------------------------------
11  -- Here we specify all input/output ports
12  entity PWMLED is
13  port(
14  clk_50MHz : in std_logic ;
15  up_btn : in std_logic;
16  dn_btn : in std_logic;
17  pwm_leds : out std_logic_vector(7 downto 0) := "00000000"
18  );
19  end PWMLED;
20  ----------------------------------
21  -- Architecture Declaration --
22  ----------------------------------
23  -- here we put the description code of the design
24  architecture behave of PWMLED is
25  -- data object declarations are placed in the declarative part of the architecture body
26     constant max : positive := 2500;
27     signal clk_tick : std_logic ;
28     signal scaler : integer range 0 to max := 0;
29     signal t_on : integer range 0 to 100 := 0;
30     signal top_cnt : integer := 100;
31     signal count : integer range 0 to 100 := 0;
32     signal pwm_signal : std_logic;
33     signal up_btn_state : std_logic := '1';
34     signal dn_btn_state : std_logic := '1';
35
36  begin
37     --this process is used to scale down the 50MHz frequency to 50MHz/max i.e. 20KHz which is the
38     -- frequency of our PWM waveform (it has to be high enough that the LEDs don't appear to blink)
39
40     clk_tick_process : process( clk_50MHz )
41     begin
42
43        if(rising_edge(clk_50MHz)) then
44           if (scaler < max) then
45              scaler <= scaler + 1 ;
46              clk_tick <= '0';
47           else
48              scaler <= 0;
49        clk_tick <= '1';
50           end if;
51        end if;
52     end process clk_tick_process;
53
54     -- This process is used to read pwm rate control buttons (up_btn and dn_btn) and set the duty
55     -- cycle by setting the value of LED on time : t_on
56     button_process : process( clk_tick )
57     begin
58        if(rising_edge(clk_tick)) then
59           if(up_btn = '0' and up_btn_state = '1') then
60              if (t_on < 100) then t_on <= t_on + 1;
61              else
62                 t_on <= 100;
63              end if;
64           end if;
65        up_btn_state <= up_btn;
66        if(dn_btn = '0' and dn_btn_state = '1') then
67           if (t_on > 0) then
68              t_on <= t_on - 1;
69           else
70              t_on <= 0;
71           end if;
72        end if;
73
74        dn_btn_state <= dn_btn;
75        end if;
76     end process button_process;
77  -- This process is used to actually generate the PWM waveform
78
79  pwm_process : process( clk_tick )
80     begin
81     if (rising_edge(clk_tick)) then
82        if (t_on = 0) then
83           pwm_signal <= '0';
```

Pin Planner



RTL Window