



Part 1

VHDL Code

```
CountingLEDs.vhd
267
268

1  -- Library Declaration --
2  -- Like any other programming language, we should declare libraries
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7  use ieee.std_logic_unsigned.all;
8
9  -- Entity Declaration --
10 -- Here we specify all input/output ports
11
12 entity CountingLEDs is
13 port(
14     clk_50MHz : in std_logic ;
15     reset_btn : in std_logic;
16     green_leds : out std_logic_vector (7 downto 0)
17 );
18 end CountingLEDs;
19
20 -- Architecture Declaration --
21 -- here we put the description code of the design
22
23 architecture behave of CountingLEDs is
24 --signal declaration
25 signal clk_1Hz : std_logic ;
26 signal scaler : integer range 0 to 25000000 ;
27 signal pre_count: std_logic_vector(7 downto 0);
28 signal count: std_logic_vector(7 downto 0);
29 begin
30 -- clk_1Hz_process process is used to generate a brief pulse once every second
31 clk_1Hz_process : process( clk_50MHz , reset_btn )
32 begin
33     if (reset_btn = '0') then
34         clk_1Hz <= '0';
35         scaler <= 0;
36     elsif(rising_edge(clk_50MHz)) then
37         if (scaler < 25000000) then
38             scaler <= scaler + 1 ;
39             clk_1Hz <= '0';
40         else
41             scaler <= 0;
42             clk_1Hz <= '1';
43         end if;
44     end if;
45 end process clk_1Hz_process;
46
47 -- 8-bit counter process : counts from 0 to 255 and back
48 counter_process : process (clk_1Hz, reset_btn)
49 begin
50     if reset_btn = '0' then
51         pre_count <= "00000000";
52     elsif (clk_1Hz='1' and clk_1Hz'event) then
53         pre_count <= pre_count + "1";
54     end if;
55     count <= pre_count;
56 end process counter_process;
57 -- final part of the program
58 green_leds <= count;
59 end behave;
```





## Part 2

### VHDL Code

```
PWMLED.vhd
267
268

1  -- Library Declaration --
2  -- Like any other programming language, we should declare libraries
3
4  library ieee;
5  use ieee.std_logic_1164.all;
6  use ieee.numeric_std.all;
7
8  -- Entity Declaration --
9
10 -- Here we specify all input/output ports
11
12 entity PWMLED is
13 port(
14   clk_50MHz : in std_logic ;
15   up_btn : in std_logic;
16   dn_btn : in std_logic;
17   pwm_leds : out std_logic_vector(7 downto 0) := "00000000"
18 );
19 end PWMLED;
20
21 -- Architecture Declaration --
22
23 -- here we put the description code of the design
24 architecture behave of PWMLED is
25 -- data object declarations are placed in the declarative part of the architecture body
26   constant max : positive := 2500;
27   signal clk_tick : std_logic ;
28   signal scaler : integer range 0 to max := 0;
29   signal t_on : integer range 0 to 100 := 0;
30   signal top_cnt : integer := 100;
31   signal count : integer range 0 to 100 := 0;
32   signal pwm_signal : std_logic;
33   signal up_btn_state : std_logic := '1';
34   signal dn_btn_state : std_logic := '1';
35
36 begin
37   --this process is used to scale down the 50MHz frequency to 50MHz/max i.e. 20KHz which is the
38   -- frequency of our PWM waveform (it has to be high enough that the LEDs don't appear to blink)
39
40   clk_tick_process : process( clk_50MHz )
41   begin
42     if(rising_edge(clk_50MHz)) then
43       if (scaler < max) then
44         scaler <= scaler + 1 ;
45         clk_tick <= '0';
46       else
47         scaler <= 0;
48         clk_tick <= '1';
49       end if;
50     end if;
51   end process clk_tick_process;
52
53   -- This process is used to read pwm rate control buttons (up_btn and dn_btn) and set the duty
54   -- cycle by setting the value of LED on time : t_on
55   button_process : process( clk_tick )
56   begin
57     if(rising_edge(clk_tick)) then
58       if(up_btn = '0' and up_btn_state = '1') then
59         if (t_on < 100) then t_on <= t_on + 1;
60       else
61         t_on <= 100;
62       end if;
63     end if;
64     up_btn_state <= up_btn;
65     if(dn_btn = '0' and dn_btn_state = '1') then
66       if (t_on > 0) then
67         t_on <= t_on - 1;
68       else
69         t_on <= 0;
70       end if;
71     end if;
72     dn_btn_state <= dn_btn;
73   end process button_process;
74
75   -- This process is used to actually generate the PWM waveform
76
77   pwm_process : process( clk_tick )
78   begin
79     if (rising_edge(clk_tick)) then
80       if (t_on = 0) then
81         pwm_signal <= '0';
82       else
83         pwm_signal <= '1';
```

Pin Planner - C:\Users\moul\OneDrive - Ohio University\First Year\Winter\Design of Digital Circuits\Module 5\Lab 5\PWMLED\PWMLED - PWMLED

File Edit View Processing Tools Window Help

Report

Report not available

Groups Report

Tasks

- Early Pin Planning
  - Early Pin Planning...
    - Run I/O Assignment Analysis
    - Export Pin Assignments...
  - Pin Finder...
    - I/O Banks
    - VREF Groups
    - Edges
    - Clock Pins
      - Clock
      - PLL/DLL Input
      - PLL/DLL Output
      - Pin Planner Task

Named: \* Edit: X ✓ pwm\_leds[7]

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
clk_50Mhz	Input	PIN_J15	5	B5_NO	PIN_E16	2.5 V (default)		8mA (default)			
dn_btn	Input	PIN_L3	2	B2_NO	PIN_J16	2.5 V (default)		8mA (default)	2 (default)		
pwm_leds[7]	Output	PIN_B1	1	B1_NO	PIN_L15	2.5 V (default)		8mA (default)	2 (default)		
pwm_leds[6]	Output	PIN_F3	1	B1_NO	PIN_J15	2.5 V (default)		8mA (default)	2 (default)		
pwm_leds[4]	Output	PIN_D1	1	B1_NO	PIN_L16	2.5 V (default)		8mA (default)	2 (default)		
pwm_leds[3]	Output	PIN_A11	7	B7_NO	PIN_N16	2.5 V (default)		8mA (default)	2 (default)		
pwm_leds[2]	Output	PIN_B13	7	B7_NO	PIN_N15	2.5 V (default)		8mA (default)	2 (default)		
pwm_leds[1]	Output	PIN_A13	7	B7_NO	PIN_L13	2.5 V (default)		8mA (default)	2 (default)		
pwm_leds[0]	Output	PIN_A15	7	B7_NO	PIN_L14	2.5 V (default)		8mA (default)	2 (default)		
up_btn	Input	PIN_E1	1	B1_NO	PIN_E15	2.5 V (default)		8mA (default)	2 (default)		

All Done <<new node>>