

VHDL Code for the ADC Controller

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5
6  -----
7  -- Entity Declaration --
8  -----
9  -- Here we specify all input/output ports
10
11 entity ADC is
12   port(
13     clk_50mhz : in std_logic; -- External 50 MHz clock
14     channel_val : in std_logic_vector(2 downto 0); -- SW0, SW1, SW2
15     select_analog_in_channel : in std_logic; -- Select binary (1) or bar-graph (0) LED
16     display_mode : in std_logic; -- Accept serial data from ADC
17     data_in : in std_logic; -- Send analog-in channel number serially to
18     channel : out std_logic; -- the ADC
19     clk_signal : out std_logic := '1'; -- Serial clock to the ADC
20     cs_signal : out std_logic := '1'; -- Chip select to the ADC
21     LED_out : out std_logic_vector(7 downto 0) -- 8 LED display outputs to
22     the DEONano board
23   );
24 end entity;
25
26 architecture RTL of ADC is
27   signal pll_out : std_logic; -- Reduced frequency of 2.5 MHz for internal
28   operation and for serial clock to the ADC
29   signal data_accept : std_logic_vector(11 downto 0); -- Store 12 bits of ADC
30   data in this std_logic array
31   signal data_out : std_logic_vector(7 downto 0); -- Reformat and store 8 bits of
32   final data for display in this std_logic array
33   shared variable flag : boolean := false; -- Flag to indicate data transfer in
34   progress (TRUE) or dead time in between (FALSE)
35
36   component another_My_PLL -- slows down the clock (external) from 50 MHz to 2.5
37   MHz (internal)
38   port
39   (
40     inc1k0 : in std_logic;
41     c0 : out std_logic
42   );
43 end component;
44
45 begin
46
47   another_My_PLL_inst : another_My_PLL port map (
48     inc1k0 => clk_50mhz,
49     c0 => pll_out
50   );
51
52   sclk_process : process(pll_out) -- generates the clock that is supplied to the

```

```

53   ADC for data read operations
54
55   begin
56
57     if (flag) then clk_signal <= pll_out; -- Generate ADC clock by duplicating
58     pll_out
59
60     else clk_signal <= '1'; -- No operation so just keep clock line to ADC
61     high
62
63     end if;
64
65   end process sclk_process;
66
67
68   cs_process : process(pll_out) -- generates the chip select signal (active low)
69   that is supplied to the ADC for data read operations
70
71   begin
72
73     if (flag) then cs_signal <= '0'; -- Select (activate) ADC by driving chip
74     select signal from high to low
75
76     else cs_signal <= '1'; -- -- No operation so just keep chip select to
77     ADC at logic high
78
79     end if;
80
81   end process cs_process;
82
83
84   dout_process : process(pll_out) -- sets the active channel number then reads
85   12 data bits in succession from the ADC and converts them to a byte value for
86   display on 8 LEDs
87
88   variable cntnr : integer := 0;
89   variable cntnr_val : integer := 0;
90   variable kntr : integer := 0;
91
92   begin
93
94     if (not(flag)) then -- Insert a delay between successive ADC read
95     operations; flag being FALSE means we are between successive data transfers
96
97     if (rising_edge(pll_out)) then
98
99       if (cntnr_val < 100) then
100
101         cntnr_val := cntnr_val + 1;
102
103       else cntnr_val := 0;
104       flag := not(flag); -- After delay, initiate the data transfer
105       operation by making flag go TRUE
106
107     end if;
108
109   end if;

```

```

110     end if;
111
112     if ( (flag = true) and (falling_edge(pll_out)) ) then -- set input channel
113         number on falling clock edges; ADC will read data on rising clock edges
114
115         kntr := kntr + 1;
116
117         if ((kntr >= 1) and (kntr <= 3)) then -- Send three data bits to set
118             input analog-in channel number
119             channel <= channel_val(kntr-1);
120         end if;
121
122         if (kntr = 3) then -- Complete Operation takes 16 clock cycles
123             kntr := 0;
124         end if;
125
126     end if;
127
128     and if;
129
130     if ( (flag = true) and (rising_edge(pll_out)) ) then -- Read 12 ADC data
131         bits (MSB first) on rising clock edges; take the 8 high order bits (after
132         array reordering)
133
134         cntr := cntr + 1;
135
136         if ( (cntr >= 1) and (cntr <= 16) ) then -- Read 12 ADC conversion data
137             bits from MSB to LSB
138             data_accept(cntr-1) <= data_in;
139         end if;
140
141         if (cntr = 16) then
142             cntr := 0;
143             flag := not(flag); -- Data transfer operation complete so set flag
144             to FALSE
145
146             for n in 0 to 7 loop
147                 data_out(n) <= data_accept(15-n); -- Reorder data array and
148                 retain only 8 high data bits
149             end loop;
150
151         end if;
152
153     end if;
154
155     if ( (flag = true) and (display_mode = '1') ) then
156         LED_out <= data_out; -- Display data as a binary display on 8 LEDs
157     elsif ( (flag = true) and (display_mode = '0') ) then
158         cl: case to_integer(unsigned(data_out)) is -- Display data as a bar-graph
159             display on 8 LEDs
160             when 1 to 31 => LED_out <= "00000001";
161             when 32 to 63 => LED_out <= "00000011";


```

```

166             when 64 to 95 => LED_out <= "00000111";
167             when 96 to 127 => LED_out <= "00001111";
168             when 128 to 159 => LED_out <= "00011111";
169             when 160 to 191 => LED_out <= "00111111";
170             when 192 to 223 => LED_out <= "01111111";
171             when 224 to 255 => LED_out <= "11111111";
172             when others => LED_out <= "00000000";
173         end case cl;
174     end if;
175
176     end process dout_process;
177
178 end RTL;

```

RTL View



Screen clipping taken: 2/18/2022 12:58 AM

Pin Planner

Pin Resource Reports

- Clock Pins
- Clock

Groups Report

Tasks

- Early Pin Planning
 - Early Pin Planning...
 - Run I/O Assignment Analysis
 - Export Pin Assignments...
 - Pin Finder...
 - Highlight Pins

Early Pin Planning

File name: ADC.vhd

File type

☒ VHDL

☐ Verilog HDL

Generate Close Help

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
channel	Output	PIN_B10	7	B7_NO	PIN_T6	2.5 V (default)		8mA (default)	2 (default)		
channel_val[2]	Input	PIN_B9	7	B7_NO	PIN_A13	2.5 V (default)		8mA (default)			
channel_val[1]	Input	PIN_T8	3	B3_NO	PIN_D5	2.5 V (default)		8mA (default)			
channel_val[0]	Input	PIN_M1	2	B2_NO	PIN_B3	2.5 V (default)		8mA (default)			
clk_50mhz	Input	PIN_R8	3	B3_NO	PIN_A3	2.5 V (default)		8mA (default)			
clk_signal	Output	PIN_B14	7	B7_NO	PIN_N12	2.5 V (default)		8mA (default)	2 (default)		
cs_signal	Output	PIN_A10	7	B7_NO	PIN_E7	2.5 V (default)		8mA (default)	2 (default)		
data_in	Input	PIN_A9	7	B7_NO	PIN_P16	2.5 V (default)		8mA (default)			
display_mode	Input	PIN_M15	5	B5_NO	PIN_A4	2.5 V (default)		8mA (default)			
LED_out[7]	Output	PIN_L3	2	B2_NO	PIN_F9	2.5 V (default)		8mA (default)	2 (default)		
LED_out[6]	Output	PIN_B1	1	B1_NO	PIN_P11	2.5 V (default)		8mA (default)	2 (default)		
LED_out[5]	Output	PIN_F3	1	B1_NO	PIN_B10	2.5 V (default)		8mA (default)	2 (default)		
LED_out[4]	Output	PIN_D1	1	B1_NO	PIN_D11	2.5 V (default)		8mA (default)	2 (default)		
LED_out[3]	Output	PIN_A11	7	B7_NO	PIN_B4	2.5 V (default)		8mA (default)	2 (default)		
LED_out[2]	Output	PIN_B13	7	B7_NO	PIN_N15	2.5 V (default)		8mA (default)	2 (default)		
LED_out[1]	Output	PIN_A13	7	B7_NO	PIN_F8	2.5 V (default)		8mA (default)	2 (default)		
LED_out[0]	Output	PIN_A15	7	B7_NO	PIN_A2	2.5 V (default)		8mA (default)	2 (default)		

Screen clipping taken: 2/18/2022 2:08 AM

Top View - Wire Bond Cyclone IV E - EP4CE22F17C6

