

1. Do question 3.5 (chapter 3). This question can be seen in the **attachment** with the submission link for HW4. Please note that if your **Boolean equation or gate-level design** itself is not 100% correct then that will not make you lose marks. The purpose here is to familiarize you with the **different ways** you can represent a digital design in VHDL. When actually designing a circuit/system you will select the best way yourself. In this type of problem, that will be through **if-then-else or when-else** statement, but this problem asks for more just to show you other possibilities in VHDL.

3.5. Write four architecture bodies for the entity declaration of Problem 3.4: one using an **if-then-else** statement, one using **Boolean equations**, one using a **when-else** statement, and one using **component instantiation** statements and components similar to the **xnor2** and **and4** components of Listing 3-5. (Hint: the < symbol is used as a relational operator for "less than.")

If-then-else

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity 4bitComp is
4  port (
5      A: in bit_vector(3 downto 0);
6      B: in bit_vector(3 downto 0);
7      altb: out bit;
8      blta: out bit;
9      equals: out bit);
10 end 4bitComp
11
12 architecture IfThenElse of 4bitComp is
13 begin
14     equals <= '0';
15     altb <= '0';
16     blta <= '0';
17
18     comp: process(A, B)
19     begin
20
21         if A = B then
22             equals <= '1';
23         else
24             equals <= '0'
25         end if
26
27         if A < B then
28             altb <= '1';
29         else
30             altb <= '0';
31         end if
32
33         if A > B then
34             blta <= '1';
35         else
36             blta <= '0';
37         end if
38
39     end process comp
40 end IfThenElse
41
42
```

Boolean

```
ifThenElse.vhd x Boolean.vhd x
1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity 4bitComp is
4  port (
5      A: in bit_vector(3 downto 0);
6      B: in bit_vector(3 downto 0);
7      altb: out bit;
8      blta: out bit;
9      equals: out bit);
10 end 4bitComp
11
12 architecture Boolean of 4bitComp is
13 begin
14     equals <=      not(A(0) xor B(0))
15                  and not(A(1) xor B(1))
16                  and not(A(2) xor B(2))
17                  and not(A(3) xor B(3));
18 end Boolean
```

When-else

```
ifThenElse.vhd x Boolean.vhd x WhenElse.vhd x
1  library ieee;
2  use ieee.std_logic_1164.all;
3  entity 4bitComp is
4  port (
5      A: in bit_vector(3 downto 0);
6      B: in bit_vector(3 downto 0);
7      altb: out bit;
8      blta: out bit;
9      equals: out bit);
10 end 4bitComp
11
12 architecture WhenElse of 4bitComp is
13 begin
14     equals <= '1' when (A = B) else '0';
15     altb <= '1'  when (A < B) else '0';
16     blta <= '1'  when (A > B) else '0';
17 end WhenElse
```

Component Instantiation

```
ifThenElse.vhd x Boolean.vhd x WhenElse.vhd x ComponentInstantiation.vhd x
10 end 4bitComp
11
12 use work.gatespkg.all;
13 architecture ComponentInstantiation of 4bitComp is
14     signal x : std_logic_vector(0 to 3);
15     signal notA: std_logic_vector(0 to 1);
16     signal notB: std_logic_vector(0 to 1);
17     signal altbAnd: std_logic_vector(0 to 2);
18     signal bltaAnd: std_logic_vector(0 to 2);
19
20 begin
21
22     -- A and B are equal
23     u0: xnor2 port map (A(0), B(0), x(0));
24     u1: xnor2 port map (A(1), B(1), x(1));
25     u2: xnor2 port map (A(2), B(2), x(2));
26     u3: xnor2 port map (A(3), B(3), x(3));
27     u4: and4 port map (x(0), x(1), x(2), x(3), equals);
28
29
30     -- A less than B
31     u5: not2 port map (A(0), notA(0));
32     u6: not2 port map (A(1), notA(1));
33     u7: not2 port map (B(1), notB(1));
34     u8: and2 port map (notA(1), notB(1), altbAnd(0));
35     u9: and3 port map (notA(0), B(1), B(0), altbAnd(1));
36     u10: and3 port map (notA(1), notA(0), B(0), altbAnd(2));
37     u11: or3 port map (altbAnd(0), altbAnd(1), altbAnd(2), altb);
38
39
40     -- A greater than B
41     u12: and2 port map (A(1), notB(1), bltaAnd(0));
42     u13: not2 port map (B(0), notB(0));
43     u14: and3 port map (A(0), notB(1), notB(0), bltaAnd(1));
44     u15: and3 port map (A(1), A(0), notB(0), bltaAnd(2));
45     u16: or3 port map (bltaAnd(0), bltaAnd(1), bltaAnd(2), blta);
46
47 end ComponentInstantiation
```