

## Part 1

```

1  -- Library Declaration --
2  -----
3  -- Like any other programming language, we should declare libraries
4  library ieee;
5  use ieee.std_logic_1164.all;
6  -- Entity Declaration --
7  -----
8  -- Here we specify all input/output ports
9  entity SWtoLED is
10  port(
11      sw : in std_logic_vector(1 downto 0);
12      led : out std_logic_vector(1 downto 0)
13  );
14  end SWtoLED;
15  -- Architecture Declaration --
16  -----
17  -- here we put the description code of the design
18  architecture dataflow of SWtoLED is
19  begin
20      led <= not(sw);
21  end dataflow;

```

Report not available

roups Report

ks


- Early Pin Planning
  - Early Pin Planning...
  - Run I/O Assignment Analysis
  - Export Pin Assignments...
- Pin Finder...
- Highlight Pins
  - I/O Banks
  - VREF Groups
  - Edges
- Clock Pins
  - Clock
  - PLL/DLL Input
  - PLL/DLL Output
  - Clock Region Input
- Memory Pins
  - DQ/DQS
  - Differential Pins
  - OCT Pins


Named: \* Edit

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
led[1]	Output	PIN_A13	7	B7_NO	PIN_A13	2.5 V		8mA (default)	2 (default)		
led[0]	Output	PIN_A15	7	B7_NO	PIN_A15	2.5 V		8mA (default)	2 (default)		
sw[1]	Input	PIN_E1	1	B1_NO	PIN_E1	2.5 V		8mA (default)			
sw[0]	Input	PIN_J15	5	B5_NO	PIN_J15	2.5 V		8mA (default)			


<<new node>>

Top View - Wire Bond  
Cyclone IV E - EP4CE22F17C6





## Part 2



```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use IEEE.std_logic_unsigned.all;
5
6  -----
7  -- Entity Declaration --
8  -----
9  -- Here we specify all input/output ports
10
11 entity Blinker_m4 is
12 port(
13     clk_50MHz : in std_logic;
14     tick_out : out std_logic
15 );
16 end entity;
17
18 architecture RTL of Blinker_m4 is
19
20 begin
21     clock_1hz_process : process(clk_50MHz) -- generates a 1 Hz clock
22     variable scaler : natural;
23     variable pulse : std_logic;
24     begin
25         if(rising_edge(clk_50MHz)) then
26             if (scaler < (25000000-1)) then
27                 scaler := scaler + 1;
28             else
29                 scaler := 0; -- reset scaler variable
30                 pulse := not(pulse); -- toggle the pulse variable
31             end if;
32         end if;
33
34         tick_out <= pulse; -- assign the logic state of pulse to tick_out signal
35
36     end process clock_1hz_process;
37
38 end RTL;
```

## February 2022

[illegible]