



# DESIGN AND DEVELOPMENT OF A CUSTOM ASIC TEST PCB FOR ULTRASONIC COMMUNICATION


Project seminar by Malte Nilges



## **OVERVIEW**




Piezoelectric transducers for sensor communication and energy harvesting



- Aim of this work:
  - Piezo driver platform for data transmission and reception
  - → hardware platform (PCB)
  - → software platform (FPGA logic)












#### Power stage:

Rails: 3.3V, 5VA, 5VD, 12V, 38V

- NCP1117 3.3V & 5V LDO
- 3 connectors
- Reverse polarity protection diodes








#### **FPGA & I/O:**

- CMOD S7 (Spartan XC7S25)
- Push Buttons
- LEDs
- DAC








#### Piezo driver stage:

- MIC4604 half-bridge gate driver
- 2x FDD1600N10ALZ NMOS
- TVS diode
- AC-coupled output








#### Piezo input & amplifier stage:

- MD0100 T/R switch
- BAV99 protection diodes
- Filtering network
- AD8331 Low-Noise Amplifier with Variable Gain Amplifier








#### **ADC** stage:

- AC-coupled
- Low-pass filter network
- MAX1426 10bit 10MHz ADC
- Internal biasing; Vpp,diff = 4V








#### **Comparator stage:**

- AC-coupled
- Band-pass filter network
- LTC6752 280MHz comparator
- External biasing
- Adjustable hysteresis





## **FPGA MODULES**



Main modules:

**Helper modules:** 

Imported modules:

- comm\_protocol
- vga\_driver
- comp\_driver
- adc\_driver



## **FPGA MODULES**



#### Main modules:

#### comm\_protocol

- vga\_driver
- comp\_driver
- adc\_driver

#### **Helper modules:**

- piezo\_driver
- delay
- fifo\_aggregate
- fifo\_x2byte
- pulse\_stretcher
- serial\_tx\_handler
- serial\_rx\_handler
- buttons\_handler

#### Imported modules:



## **FPGA MODULES**





#### Main modules:

#### comm\_protocol

- vga\_driver
- comp\_driver
- adc\_driver

#### **Helper modules:**





- mmcme2\_\*
- xpm\_cdc\_\*
- xpm\_fifo\_async

- serial\_tx\_handler ----- uart\_tx
- serial\_rx\_handler ----- uart\_rx




## **RESULTS – TRANSMISSION**



Low-side and highside output from FPGA

Half-bridge output to primary piezo






## **RESULTS – TRANSMISSION**





Half-bridge output to primary piezo






### **RESULTS – VGA**



Amplified differential output signal


10 mV input signal






## **RESULTS – ADC**









## CONCLUSION



- Hardware platform:
  - Drives piezo at specified loads (38 V, 100 Ω load, 2 MHz switching frequency)
  - Sampling of up to 5 MHz signals (ADC) or up to 25 MHz (comparator)
- Software platform:
  - OOK transmission scheme
  - Variable sampling frequency and bit width
- Possible improvements:
  - Increased host communication speed
  - Other transmission schemes