
This is a guide to using the verilog code on Github with the Lattice IDE. Make sure to also have the other two .v files (heartbeat.v and kitcar.v) from the latticesemiconductor site. It's the simple blink project.


(https://www.latticesemi.com/en/Products/DevelopmentBoardsAndKits/MachXO3LFStarterKit)

Click on **MachXO3 Starter Kit User's Guide.** Go to page 6. Look at **Download Demo Designs** section.

Open or create a new project



If you open new, choose a new location for your project. Make sure it's different from previous implementations.



Then add your source files, these are the verilog files that you can add on if you downloaded them from GitHub, or from other example projects like the starter blink project.



Add Source


Add HDL, EDIF netlist, LPF constraints, or other files.



		00	
	n directory	e to implementatio	✓ Copy source
	Trail ectory	e to implementatio	Copy source


The next page will ask you to input device information, the picture below shows the settings we needed for our project. The blue lines point to where I needed to change from original settings,

so make sure those are right at least.




That should be the last window. Next the files to use should be opened. So far I use the ProjectCodeVX.v , heartbeat.v, and kitcar.v


After making sure you have these under your files. Click process.



After this, it should open a **Spreadsheet View** tab. The highlighted text below shows that you need to change enable transfer to TRUE.



Now you can change the pin assignments, its one of tabs along the bottom. Shown below.




Click on the signal name to correct pad name. Professor Greenwood says there's a script to do this faster. I haven't looked into it yet.

Now we need to click process again to make sure the spreadsheet view changes are added to the jedec file.

Click on the process icon again. Before you do, you'll notice the check mark isn't there anymore. This indicates changes has been made.



Lastly, make sure to check that the voltages are set to default in Port Assignments. I've never really had issues with it, but Rahul warned me about making sure the voltages are set to the default. Image below shows the highlighted area.



Now we're ready to program. Click on the programmer. Icon is circled below.



This opens up the programmer. You might get a window asking you to create an implementation. It should have already been created when creating a new project. If it still comes up, just create it then and make sure it's under the same folder that was created for the

project.

Name:	impl1
Landin	C:/lscc/diamond/3.10_x64/examples/CapstoneProjectTest/impl1


In my case, above shows an example of the file location I mean.

Now we need to make sure the programmer will program the right board. The image below highlights



The highlighted sections are essential to keep. You can technically change Operation to do different things to the FPGA. And changing File Name allows you to choose another implementation for example. Or a bitstream. But we're not using bitstreams.

After those are set up. Make sure you can detect the cable.



Should detect USB-0.

Last thing to do is to program the board. Cross your fingers here. Absolutely make sure to have the Lattice Cable connected to the USB Hub and avoid unplugging/plugging the board to the USB hub. The only thing that should be disconnected is the USB hub from your laptop if necessary. Avoid at all costs unplugging the cable from your laptop while programming the board. Make sure to not reprogram the board too often. (~5mins?) We still don't know why the

boards are dying yet, so it's just a precaution.



Highlighted button is the one to press for programming the board. If the programming was successful, the output should be like below.

