DRAM COMMAND SCHEDULING

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah



Overview

- Upcoming deadline
 - Feb. 27th: homework assignment will be posted

- This lecture
 - Basics of DRAM controllers
 - Memory access scheduling
 - Bank level parallel scheduler
 - Thread cluster scheduling
 - Self optimizing scheduler

DRAM Controller

- Translate memory read/write requests to DRAM commands
 - DRAM controller enforces all of the timing constraints




Figure 5. Three Phases of DRAM Access


Table 2. Timing Constraints (DDR3-1066) [43]

Phase	Commands	Name	Value
1	$\begin{array}{c} ACT \to READ \\ ACT \to WRITE \end{array}$	tRCD	15ns
	$ACT \to PRE$	tRAS	37.5ns
2	$\begin{array}{c} \text{READ} \rightarrow \textit{data} \\ \text{WRITE} \rightarrow \textit{data} \end{array}$	tCL tCWL	15ns 11.25ns
	data burst	tBL	7.5ns
3	$\text{PRE} \to \text{ACT}$	tRP	15ns
1 & 3	$ACT \to ACT$	tRC (tRAS+tRP)	52.5ns

[slide ref: Mutlu]


Memory Access Scheduling


Command scheduling significantly reduces DRAM access time



FCFS vs. FR-FCFS


- □ Single bank memory
 - □ READ(BO,RO,CO) READ(BO,R1,CO) READ(BO,RO,C1)
- FCFS





FR-FCFS Scheduling

FR-FCFS policy: 1) row-hit first, 2) oldest first




Row size: 8KB, cache block size: 64B

128 requests of TO serviced before T1

[Mutlu'07]

Multi-Core Systems




Interference in the DRAM System

- Threads delay each other by causing resource contention
 - Bank, bus, row-buffer conflicts [MICRO 2007]
- Threads can also destroy each other's DRAM bank parallelism
 - Otherwise parallel requests can become serialized


- Traditional DRAM schedulers were unaware of inter-thread interference; they simply aim to maximize DRAM throughput
 - Thread-unaware and thread-unfair
 - No intent to service each thread's requests in parallel
 - FR-FCFS policy: 1) row-hit first, 2) oldest first
 - Unfairly prioritizes threads with high row-buffer locality

Bank Parallelism Interference




Bank access latencies of each thread serialized Each thread stalls for ~TWO bank access latencies

Parallelism-Aware Scheduler




Parallelism-Aware Batch Scheduling

- Schedule requests from a thread (to different banks) back to back
 - Preserves each thread's bank parallelism
 - This can cause starvation...
- Group a fixed number of oldest requests from each thread into a "batch"
 - Service the batch before all other requests



[Mutlu'08]

System Performance




Problem: Conflicting Objectives

Throughput biased approach

Prioritize less memory-intensive threads


Fairness biased approach

Take turns accessing memory



Single policy for all threads is insufficient

Threads Are Different




- All requests parallel
- High bank-level parallelism

- All requests → Same row
- High row-buffer locality




Thread Cluster Memory Scheduling

- Group threads into two clusters
- Prioritize non-intensive cluster
- Different policies for each cluster



Results: Fairness vs. Throughput



- Problem: DRAM controllers difficult to design
 - It is difficult for human designers to design a policy that can adapt itself very well to different workloads and different system conditions
- Idea: Design a memory controller that adapts its scheduling policy decisions to workload behavior and system conditions using machine learning
- Observation: Reinforcement learning maps nicely to memory control
- Design: Memory controller is a reinforcement learning agent that dynamically and continuously learns and employs the best scheduling policy




Figure 2: (a) Intelligent agent based on reinforcement learning principles; (b) DRAM scheduler as an RL-agent




Figure 4: High-level overview of an RL-based scheduler.




Figure 7: Performance comparison of in-order, FR-FCFS, RL-based, and optimistic memory controllers




Figure 15: Performance comparison of FR-FCFS and RL-based memory controllers on systems with 6.4GB/s and 12.8GB/s peak DRAM bandwidth

[lpek'08]