# PIPELINING: BRANCH AND MULTICYCLE INSTRUCTIONS

Mahdi Nazm Bojnordi

**Assistant Professor** 

School of Computing

University of Utah



#### Control Hazards

□ Sample C++ code

```
for (i=100; i > 0; i--) {
    sum = sum + i;
}
total = total + sum;
```

#### Control Hazards

□ Sample C++ code

```
for (i=100; i > 0; i--) {
    sum = sum + i;
}
total = total + sum;
```

```
add r1, r0, #100
```

for:

beq r0, r1, next

add r2, r2, r1

sub r1, r1, #1

J for

next:


add r3, r3, r2

What are possible target instructions?


#### **Control Hazards**

□ Sample C++ code for (i=100; i > 0; i--) { sum = sum + i;total = total + sum;add r1, r0, #100 beq r0, r1, next Reg Reg ALU  $\mathsf{DM}$ add r2, r2, r1 sub r1, r1, #1 J for Reg ALU add r3, r3, r2 next: What happens inside the pipeline?


- 1. introducing stall cycles and delay slots
  - How many cycles/slots?
  - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
  - How many cycles/slots?
  - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
  - How many cycles/slots?
  - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
  - How many cycles/slots?
  - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
- 2. predict the branch outcome
  - simply assume the branch is taken or not taken
  - predict the next PC




- □ Not all of the ALU operations complete in one cycle
  - Typically, FP operations need more time




Not all of the ALU operations complete in one cycle
 pipelined and un-pipelined multicycle functional units




- Structural hazards
  - potentially multiple RF writes



- Data hazards
  - more read-after-write hazards




- Data hazards
  - potential wire-after-write hazards




Out of Order Write-back!!


- Data hazards
  - potential wire-after-write hazards



- Imprecise exception
  - instructions do not necessarily complete in program order




- Imprecise exception
  - state of the processor must be kept updated with respect to the program order



In-order register file updates

#### Reorder Buffer



#### Reorder Buffer

