# OUT-OF-ORDER LOADS/STORES

Mahdi Nazm Bojnordi

**Assistant Professor** 


School of Computing

University of Utah




#### Loads and Stores

#### ■ What if IQ also had load and store instructions?



#### Memory Data Dependence


- Can we continue executing loads/stores out-oforder?
  - Effective address is required for dependence check



Does renaming help?

#### Load-Store Queue

- Dedicated queue only for load/store instructions
  - Check availability of operands every cycle
- □ Two steps for load/store instructions
  - Compute the effective address when register is available
  - Send the request to memory if there is no memory hazards



## Memory Dependence Check


Checking for RAW, WAR, and WAW hazards

P34	0x12345
P61	
P26	
P11	
P29	0x12345
P30	0x11111
P15	0x22222
P10	0x11111
	P61 P26 P11 P29 P30 P15

1. Which load instructions can be issued?

Due to RAW hazards, only those loads that are not following any unknown stores can be issued.

Can we bypass memory?



## Memory Dependence Check

Checking for RAW, WAR, and WAW hazards

Load	P34	0x12345
Load	P61	
Store	P26	
Load	P11	
Load	P29	0x12345
Store	P30	0x11111
Load	P15	0x22222
Load	P10	0x11111

2. Which store instructions can be issued?

Due to WAW and WAR hazards, only when there is no younger instructions. (why?)

Memory	

MEHIOLY

# Memory Dependence Check

Checking for RAW, WAR, and WAW hazards

Load	P34	0x12345
Load	P61	
Store	P26	0x22222
Load	P11	
Load	P29	0x12345
Store	P30	0x11111
Load	P15	0x22222
Load	P10	0x11111

Which instructions can be issued?

Managara

Memory

#### Memory Dependence Prediction

□ Can we predict memory dependence?

Load	P34	0x12345
Load	P61	
Store	P26	
Load	P11	
Load	P29	0x12345
Store	P30	0x11111
Load	P15	0x22222
Load	P10	0x11111

Issue/execute load instructions even if they are following unresolved stores

What if the prediction was not correct?

# Out-of-order Pipeline with LSQ

#### LSQ is an extension to IQ Issue Queue (IQ) **Physical** Register Branch File FU-1 Predictor Front **RAT** FU-n Free Inst. Inst. Branch Retire Register Decoder Memory **RAT** List LSQ Data Memory Re-Order Buffer (ROB) **Commit Fetch** Decode Rename Issue Execute Complete