PERFORMANCE METRICS

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah




Technology Trends

- □ IC logic Technology: on-chip transistor count doubles every 18-24 months (Moore's Law)
 - Transistor density increases by 35% per year
 - Die size increases 10-20% per year
- □ DRAM Technology
 - □ Chip capacity increases 25-40% per year
- □ Flash Storage
 - □ Chip capacity increases 50-60% per year

Moore's Law


- Moore's Law (1965)
 - Transistor count doubles every year
- □ Moore's Law (1975)
 - Transistor count doubles every two years



Source: G.E. Moore, "Cramming more components onto integrated circuits," 1965

Technology Trends

Recent Microprocessor Trends



Source: Micron University Symposium

Performance Trends

- □ How to measure performance?
 - Latency or response time: the time between start and completion of an event (e.g., milliseconds for disk access)
 - Bandwidth or throughput: the total amount of work done in a given time (e.g., megabytes per second for disk transfer)
- □ Which one grows faster?
 - Bandwidth, by at least the square of latency improvement rate.
- □ BTW, which one is better? latency or throughput?

Measuring Performance

Which one is better (faster)?

It really depends on your needs (goals).

Car

Bus

Measuring Performance

Which one is better (faster)?

It really depends on your needs (goals).

Car

Bus

- □ Car
 - Delay=10m; Capacity=4p; Throughput=0.4PPM
- Bus
 - Delay=30m; Capacity=30p; Throughput=1PPM

Measuring Performance

- What program to use for measuring performance?
- Benchmarks Suites
 - A set of representative programs that are likely relevant to the user
 - Examples:
 - SPEC CPU 2006: CPU-oriented programs (for desktops)
 - SPECweb, TPC: throughput-oriented (for servers)
 - EEMBC: for embedded processors/workloads

Summarizing Performance Numbers

 How to capture the behavior multiple programs with a single number

	Comp-A	Comp-B	Comp-C
Prog-1	10	5	25
Prog-2	5	10	20
Prog-3	25	10	25

AM: Arithmetic Mean (good for times and latencies)

$$\frac{1}{n}\sum_{i=1}^n x_i$$

Summarizing Performance Numbers

 How to capture the behavior multiple programs with a single number

	Comp-A	Comp-B	Comp-C
Prog-1	10	5	25
Prog-2	5	10	20
Prog-3	25	10	25

HM: Harmonic Mean (good for rates and throughput)

$$\frac{n}{\sum_{i=1}^{n} \frac{1}{x_i}}$$

Summarizing Performance Numbers

 How to capture the behavior multiple programs with a single number

	Comp-A	Comp-B	Comp-C
Prog-1	10	5	25
Prog-2	5	10	20
Prog-3	25	10	25

GM: Geometric Mean (good for speedups)

$$\left(\prod_{i=1}^n x_i\right)^{1/n}$$

The Processor Performance

- \Box Clock cycle time (CT = 1/clock frequency)
 - Influenced by technology and pipeline
- □ Cycles per instruction (CPI)
 - Influenced by architecture
 - \blacksquare IPC may be used instead (IPC = 1/CPI)
- □ Instruction count (IC)
 - Influenced by ISA and compiler
- \Box CPU time = IC x CPI x CT

 Find the average CPI of a load/store machine when running an application that results in the following statistics

Instruction Type	Frequency	Cycles
Load	20%	2
Store	15%	2
Branch	25%	2
ALU	40%	1

□ Find the average CPI of a load/store machine when running an application that results in the following statistics

Instruction Type	Frequency	Cycles
Load	20%	2
Store	15%	2
Branch	25%	2
ALU	40%	1

40% of the branches can be combined with ALU instructions and executed as branch-ALU fused in 2 cycles. what is the new average CPI?

The Processor Performance

- □ Points to note
 - Performance = 1 / execution time
 - \square AM(IPCs) = 1 / HM(CPIs)
 - \square GM(IPCs) = 1 / GM(CPIs)

$$\frac{1}{n} \sum_{i=1}^{n} x_i$$

$$\sum_{i=1}^{n} \frac{1}{x_i}$$

$$\left(\prod_{i=1}^n x_i\right)^{1/n}$$

Speedup vs. Percentage

- □ Speedup = old execution time / new execution time
- lmprovement = (new performance old performance)/old performance
- My old and new computers run a particular program in 80 and 60 seconds; compute the followings
 - speedup
 - percentage increase in performance
 - reduction in execution time

A new computer has an IPC that is 20% worse than the old one. However, it has a clock speed that is 30% higher than the old one. If running the same binaries on both machines. What speedup is the new computer providing?

Principles of Computer Design

- Designing better computer systems requires better utilization of resources
 - Parallelism
 - Multiple units for executing partial or complete tasks
 - Principle of locality (temporal and spatial)
 - Reuse data and functional units
 - Common Case
 - Use additional resources to improve the common case

Amdahl's Law

new time (Inf)

The law of diminishing returns

Execution time_{new} = Execution time_{old}
$$\times \left((1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}} \right)$$

Speedup_{overall} = $\frac{\text{Execution time}_{\text{old}}}{\text{Execution time}_{\text{new}}} = \frac{1}{(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}}$

old time $(1-f)$ f

New time $(1-f)$ f


Speedup =

Our new processor is 10x faster on computation than the original processor. Assuming that the original processor is busy with computation 40% of the time and is waiting for IO 60% of the time, what is the overall speedup?

Power and Energy


Power and Energy

- \square Power = Voltage x Current (P = VI)
 - Instantaneous rate of energy transfer (Watt)
- \Box Energy = Power x Time (E = PT)
 - The cost of performing a task (Joule)



Power and Energy

- \square Power = Voltage x Current (P = VI)
 - Instantaneous rate of energy transfer (Watt)
- \Box Energy = Power x Time (E = PT)
 - The cost of performing a task (Joule)




CPU Power and Energy

- All consumed energy is converted to heat
 - CPU power is the rate of heat generation
 - Excessive peak power may result in burning the chip
- Static and dynamic energy components
 - Energy = $(Power_{Static} + Power_{Dynamic}) \times Time$
 - Power_{Static} = Voltage x Current_{Static}
 - Power_{Dynamic} = Activity x Capacitance x Voltage² x Frequency

$$f \rightarrow \frac{1}{2} \frac{1}{2}$$

Power Reduction Techniques

- Reducing voltage (V)
 - Negative effect on frequency
 - Opportunistically power gating (wakeup time)
 - Dynamic voltage and frequency scaling
- □ Reducing frequency (f)
 - Negative effect on CPU time
 - □ Clock gating in unused resources
- Points to note
 - Utilization directly effects dynamic power
 - Lowering power does NOT mean lowering energy



□ For a processor running at 100% utilization at 100W, 30% of the power is attributed to leakage. What is the total power dissipation when the processor is running at 50% utilization?

- □ For a processor running at 100% utilization at 100W, 30% of the power is attributed to leakage. What is the total power dissipation when the processor is running at 50% utilization?
- □ @100%
 - Power = 30W + 70W = 100W
- **©50%**
 - \blacksquare Power = 30W + 35W = 65W

A processor consumes 80W of dynamic power and 20W of static power at 3GHz. It completes a program in 20 seconds. What is the energy consumption if frequency scales down by 20%?

- A processor consumes 80W of dynamic power and 20W of static power at 3GHz. It completes a program in 20 seconds. What is the energy consumption if frequency scales down by 20%?
- □ @3GHz
 - Energy = $(80W + 20W) \times 20s = 2000J$
- □ @2.4GHz
 - Energy = $(0.8 \times 80 \text{W} + 20 \text{W}) \times 20/0.8 = 2100 \text{J}$

- A processor consumes 80W of dynamic power and 20W of static power at 3GHz. It completes a program in 20 seconds. What is the energy consumption if frequency scales down by 20%?
- What is the energy consumption if voltage and frequency scale down by 20%?

- A processor consumes 80W of dynamic power and 20W of static power at 3GHz. It completes a program in 20 seconds. What is the energy consumption if frequency scales down by 20%?
- What is the energy consumption if voltage and frequency scale down by 20%?
- □ @ 80%V and 80%f
 - □ Energy = $(80 \times 0.8^2 \times 0.8 + 20 \times 0.8) \times 20/0.8 = 1424$ J


Cost and Reliability

Cost of Integrated Circuit

- □ Cost of die

- ☐ Yield of die
 - wafer yield $(1+defect per unit area \times die area)^{N}$

- □ N: process-complexity factor
 - Specified by chip manufacturer




□ Defect rate for a 144mm² die is 0.5 per cm².
 Assuming that we use a 40nm technology node (N=11), find the die yield.

□ Defect rate for a 144mm² die is 0.5 per cm².
 Assuming that we use a 40nm technology node (N=11), find the die yield.

 \square Die yield = $1/(1 + 0.5 \times 1.44)^{11}$

Dependability

- A measure of system's reliability and availability
- System reliability
 - A measure of continuous service (time-to-failure)
 - Mean Time To Failure (MTTF)
 - Mean Time To Repair (MTTR)



System availability

$$\frac{MTTF}{MTTF + MTTR}$$

Dependability

- A measure of system's reliability and availability
- System reliability
 - A measure of continuous service (time-to-failure)
 - Mean Time To Failure (MTTF) = (3+2+1)/3 = 2
 - Mean Time To Repair (MTTR) = (0.75+1+1.25)/3 = 1

System availability

$$\square 2/(2+1) = 0.67$$

$$\frac{MTTF}{MTTF + MTTR}$$