PIPELINING: BRANCH AND MULTICYCLE INSTRUCTIONS

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah




Overview

- □ Announcement
 - Homework 2 release date: Sept. 11th

- □ This lecture
 - Data Hazards
 - Control hazards in the five-stage pipeline
 - Multicycle instructions
 - Pipelined
 - Unpipelined


- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Loading data from memory.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Loaded data will be available two cycles later.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Inserting two bubbles.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Inserting single bubble + RF bypassing.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Using the result of an ALU instruction.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer


Using the result of an ALU instruction.




- □ True dependence: read-after-write (RAW)
- □ Anti dependence: write-after-read (WAR)
 - Write must wait for earlier read




- □ True dependence: read-after-write (RAW)
- Anti dependence: write-after-read (WAR)
 - Write must wait for earlier read




- □ True dependence: read-after-write (RAW)
- Anti dependence: write-after-read (WAR)
- Output dependence: write-after-write (WAW)
 - □ Old writes must not overwrite the younger write



- True dependence: read-after-write (RAW)
- Anti dependence: write-after-read (WAR)
- Output dependence: write-after-write (WAW)
 - □ Old writes must not overwrite the younger write



□ Forwarding with additional hardware



- □ How to detect and resolve data hazards
 - Show all of the data hazards in the code below


R1← Mem[R2]

R2← R1+R0

R1← R1-R2

 $Mem[R3] \leftarrow R2$

- How to detect and resolve data hazards
 - Show all of the data hazards in the code below



Control Hazards

□ Example C/C++ code

```
for (i=100; i != 0; i--) {
    sum = sum + i;
}
total = total + sum;
```

Control Hazards

□ Example C/C++ code

```
for (i=100; i != 0; i--) {
    sum = sum + i;
}
total = total + sum;
```

```
add r1, r0, #100

beq r0, r1, next

add r2, r2, r1

sub r1, r1, #1

J for
```

add r3, r3, r2


next:

What are possible target instructions?


Control Hazards

□ Example C/C++ code


```
for (i=100; i!= 0; i--) {
    sum = sum + i;
}
total = total + sum;
```




- 1. introducing stall cycles and delay slots
 - How many cycles/slots?
 - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
 - How many cycles/slots?
 - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
 - How many cycles/slots?
 - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
 - How many cycles/slots?
 - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
- 2. predict the branch outcome
 - simply assume the branch is taken or not taken
 - predict the next PC




- □ Not all of the ALU operations complete in one cycle
 - Typically, FP operations need more time



Not all of the ALU operations complete in one cycle
 pipelined and un-pipelined multicycle functional units



- Structural hazards
 - potentially multiple RF writes



- Data hazards
 - more read-after-write hazards


load f4, 0(r2)

mul f0, f4, f6


add f2, f0, f8

store f2, 0(r2)

- Data hazards
 - more read-after-write hazards



- Data hazards
 - more read-after-write hazards



- Data hazards
 - potential write-after-write hazards


load f4, 0(r2)

mul f2, f4, f6


add f2, f0, f8

store f2, 0(r2)


- Data hazards
 - potential write-after-write hazards




- Data hazards
 - potential write-after-write hazards



- Data hazards
 - potential write-after-write hazards



- Data hazards
 - potential write-after-write hazards



- □ Imprecise exception
 - instructions do not necessarily complete in program order


load f4, 0(r2)

mul f2, f4, f6


add f3, f0, f8

store f2, 0(r2)


- Imprecise exception
 - instructions do not necessarily complete in program order



- □ Imprecise exception
 - instructions do not necessarily complete in program order




- □ Imprecise exception
 - state of the processor must be kept updated with respect to the program order



In-order register file updates

Reorder Buffer



Reorder Buffer

