PIPELINE HAZARDS

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah



Overview

- Notes
 - Homework 9 (deadline Apr. 9th)
 - Verify your submitted file before midnight


- □ This lecture
 - Pipeline Hazards
 - Structural
 - Data
 - Control

Recall: Pipeline Hazards

- Structural hazards: multiple instructions compete for the same resource
- Data hazards: a dependent instruction cannot proceed because it needs a value that hasn't been produced
- Control hazards: the next instruction cannot be fetched because the outcome of an earlier branch is unknown


- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Loading data from memory.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Loaded data will be available two cycles later.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Inserting two bubbles.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Inserting single bubble + RF bypassing.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Using the result of an ALU instruction.




- □ True dependence: read-after-write (RAW)
 - Consumer has to wait for producer

Using the result of an ALU instruction.



□ Forwarding with additional hardware



- How to detect and resolve data hazards
 - Show all of the data hazards in the code below

```
lw $1, 0($2)
```

add \$2, \$1, \$0

sub \$1, \$1, \$2

sw \$2, 0(\$3)

- How to detect and resolve data hazards
 - Show all of the data hazards in the code below

sw \$2, 0(\$3)
$$Mem[$3] \leftarrow $2$$


- How to detect and resolve data hazards
 - Show all of the data hazards in the code below



- □ How to detect and resolve data hazards
 - Show all of the data hazards in the code below



- □ How to detect and resolve data hazards
 - Show all of the data hazards in the code below



□ Sample C++ code

```
for (i=100; i != 0; i--) {
    sum = sum + i;
}
total = total + sum;
```

□ Sample C++ code

```
for (i=100; i!= 0; i--) {
   sum = sum + i;
total = total + sum;
```

```
addi $1, $0, 100
        beq $0, $1, next
for:
        add $2, $2, $1
        addi $1, $1, -1
       J for
        add $3, $3, $2
```


next:

What are possible target instructions?


□ Sample C++ code for (i=100; i!= 0; i--) { sum = sum + i;total = total + sum;addi \$1, \$0, 100 Reg beq \$0, \$1, next Reg ALU add \$2, \$2, \$1 Reg addi \$1, \$1, -1 ALU J for ALU] add \$3, \$3, \$2 Reg next:

What happens inside the pipeline?


□ The outcome of the branch




- 1. introducing stall cycles and delay slots
 - How many cycles/slots?
 - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
 - How many cycles/slots?
 - One branch per every six instructions on average!!




- 1. introducing stall cycles and delay slots
 - How many cycles/slots?
 - One branch per every six instructions on average!!




□ Branch delay slot




- 1. introducing stall cycles and delay slots
 - How many cycles/slots?
 - One branch per every six instructions on average!!



- 1. introducing stall cycles and delay slots
- 2. predict the branch outcome
 - simply assume the branch is taken or not taken
 - predict the next PC



□ Pipeline without branch predictor



□ Pipeline with branch predictor

