### ILP: COMPILER-BASED TECHNIQUES

Mahdi Nazm Bojnordi

**Assistant Professor** 

School of Computing

University of Utah




### Overview

- Announcements
  - Homework 2: due on Sept. 18<sup>th</sup>


- □ This lecture
  - Program execution
  - Loop optimization
  - Superscalar pipelines
  - Software pipelining

□ Goal: improving performance

Software (ILP and IC)




Hardware (IPC)




□ Goal: improving performance

Software (ILP and IC)

Performance =  $(IPC \times F) / IC$ 




Hardware (IPC)



□ Goal: improving performance

Software (ILP and IC)



Performance =  $(IPC \times F) / IC$ 

#### **Increasing IPC:**

- 1. Improve ILP
- 2. Exploit more ILP

#### Increasing F:

- 1. Deeper pipeline
- 2. Faster technology

Hardware (IPC)


Inst. Fetch

Inst. Decode

Execute


Memory Access Write back

□ Goal: improving performance



### □ Goal: improving performance


Software (ILP and IC)



**Architectural Techniques:** 


- Deep pipelining
  - Ideal speedup = n times!
- Exploiting ILP
  - Dynamic scheduling (HW)
  - Static scheduling (SW)

Hardware (IPC)



## Processor Pipeline

Necessary stall cycles between dependent



### Processor Pipeline

int.ALU

**Branch** 

 Necessary stall cycles between dependent instructions EX FP/integer multiply IF ID MEM WB Producer Consumer Stalls FP/integer divider Load Any Inst. fp.ALU Store @ 2007 Elsevier, Inc. All rights reserved. fp.ALU Any other

### Program

□ Loop book-keeping overheads

Producer	Consumer	Stalls
Load	Any Inst.	1
fp.ALU	Store	2
fp.ALU	Any other	3
int.ALU	Branch	1

Goal: adding *s* to all of the array elements

0 1 2 999 m: ...

### Program

□ Loop book-keeping overheads

Producer	Consumer	Stalls
Load	Any Inst.	1
fp.ALU	Store	2
fp.ALU	Any other	3
int.ALU	Branch	1

Goal: adding *s* to all of the array elements

	0	1	2		999
m:				• • •	

### Program

### Loop book-keeping overheads

```
Loop: L.D F0, O(R1)

ADD.D F4, F0, F2


S.D F4, O(R1)

ADDI.D R1, R1, #-8

BNE R1, R2, Loop
```

Producer	Consumer	Stalls
Load	Any Inst.	1
fp.ALU	Store	2
fp.ALU	Any other	3
int.ALU	Branch	1

Goal: adding *s* to all of the array elements



### **Execution Schedule**

### Diverse impact of stall cycles on performance

Loop:	L.D	FO, O(R1)
	ADD.D	F4, F0, F2
	S.D	F4, O(R1)
	ADDI.D	R1, R1, #-8
	BNE	R1, R2, Loop

Producer	Consumer	Stalls
Load	Any Inst.	1
fp.ALU	Store	2
fp.ALU	Any other	3
int.ALU	Branch	1

#### Schedule 1:

5 stall cycles

3 loop body instructions

# Loop Optimization

## Loop Optimization

□ Re-ordering and changing immediate values

```
L.D
                  FO, O(R1)
Loop:
         stall
                  F4, F0, F2
         ADD.D
         stall
         stall
         S.D
                  F4, O(R1)
                  R1, R1, #-8
         ADDI.D
         stall
         BNE
                  R1, R2, Loop
         stall
```

#### Schedule 1:

5 stall cycles

3 loop body instructions

## Loop Optimization

### Re-ordering and changing immediate values

```
Loop: L.D F0, O(R1)
ADDI.D R1, R1, #-8
ADD.D F4, F0, F2
stall
BNE R1, R2, Loop
S.D F4, 8(R1)
```

### Schedule 2:

1 stall cycle
3 loop body instructions

2 loop counter instructions

```
L.D
                  FO, O(R1)
Loop:
         stall
         ADD.D
                  F4, F0, F2
         stall
         stall
         S.D
                  F4, O(R1)
         ADDI.D
                  R1, R1, #-8
         stall
         BNE
                   R1, R2, Loop
         stall
```

#### Schedule 1:

5 stall cycles

3 loop body instructions

Reducing loop overhead by unrolling

```
Loop: L.D F0, 0(R1)
ADDI.D R1, R1, #-8
ADD.D F4, F0, F2
stall
BNE R1, R2, Loop
S.D F4, 8(R1)
```

Goal: adding s to all of the array elements

#### Schedule 2:

1 stall cycle

3 loop body instructions

### Reducing loop overhead by unrolling

```
Loop: L.D F0, 0(R1)
ADDI.D R1, R1, #-8
ADD.D F4, F0, F2
stall
BNE R1, R2, Loop
S.D F4, 8(R1)
```

```
do {
    m[i-0] = m[i-0] + s;
    m[i-1] = m[i-1] + s;
    m[i-2] = m[i-2] + s;
    m[i-3] = m[i-3] + s;
    i = i-4;
} while(i != j)
```

#### Goal: adding *s* to all of the array elements

#### Schedule 2:

1 stall cycle

3 loop body instructions

	0	1	2		999
m:				• • •	



### Reducing loop overhead by unrolling

```
Loop:
       L.D
              FO, O(R1)
       ADD.D F4, F0, F2
       S.D F4, O(R1)
       L.D F6, -8(R1)
       ADD.D F8, F6, F2
       S.D F8, -8(R1)
       L.D F10,-16(R1)
       ADD.D F12, F10, F2
       S.D F12, -16(R1)
       L.D F14, -24(R1)
       ADD.D F16, F14, F2
       S.D F16, -24(R1)
       ADDI.D R1, R1, #-32
               R1,R2, Loop
       BNE
```

```
do {
    m[i-0] = m[i-0] + s;
    m[i-1] = m[i-1] + s;
    m[i-2] = m[i-2] + s;
    m[i-3] = m[i-3] + s;
    i = i-4;
} while(i != j)
```

Goal: adding *s* to all of the array elements

Reducing loop overhead by unrolling

```
Loop:
       L.D
              FO, O(R1)
       ADD.D F4, F0, F2
       S.D F4, O(R1)
       L.D F6, -8(R1)
       ADD.D F8, F6, F2
       S.D F8, -8(R1)
       L.D
             F10,-16(R1)
       ADD.D F12, F10, F2
       S.D F12, -16(R1)
       L.D
             F14, -24(R1)
       ADD.D F16, F14, F2
       S.D F16, -24(R1)
       ADDI.D R1, R1, #-32
              R1,R2, Loop
       BNE
```

Schedule 3:
14 stall cycles
12 loop body instructions
2 loop counter instructions

### Instruction Reordering

### □ Eliminating stall cycles by unrolling and scheduling

Loop:	L.D	FO, O(R1)
,	ADD.D	F4, F0, F2
	S.D	F4, O(R1)
	L.D	F6, -8(R1)
	ADD.D	F8, F6, F2
	S.D	F8, -8(R1)
	L.D	F10,-16(R1)
	ADD.D	F12, F10, F2
	S.D	F12, -16(R1)
	L.D	F14, -24(R1)
	ADD.D	F16, F14, F2
	S.D	F16, -24(R1)
	ADDI.D	R1, R1, #-32
	BNE	R1,R2, Loop

Loop:	L.D	FO, O(R1)
	L.D	F6, -8(R1)
	L.D	F10,-16(R1)
	L.D	F14, -24(R1)
	ADD.D	F4, F0, F2
	ADD.D	F8, F6, F2
	ADD.D	F12, F10, F2
	ADD.D	F16, F14, F2
	S.D	F4, O(R1)
	S.D	F8, -8(R1)
	ADDI.D	R1, R1, #-32
	S.D	F12, 16(R1)
	BNE	R1,R2, Loop
	S.D	F16, 8(R1)

### **IPC** Limit

□ Eliminating stall cycles by unrolling and scheduling

#### Schedule 4:

0 stall cycles12 loop body instructions2 loop counter instructions

- + IPC = 1
- more instructions
- more registers

Loop:	L.D	FO, O(R1)
	L.D	F6, -8(R1)
	L.D	F10,-16(R1)
	L.D	F14, -24(R1)
	ADD.D	F4, F0, F2
	ADD.D	F8, F6, F2
	ADD.D	F12, F10, F2
	ADD.D	F16, F14, F2
	S.D	F4, O(R1)
	S.D	F8, -8(R1)
	ADDI.D	R1, R1, #-32
	S.D	F12, 16(R1)
	BNE	R1,R2, Loop
	S.D	F16, 8(R1)


### **IPC** Limit

### □ Eliminating stall cycles by unrolling and scheduling

#### Schedule 4:

0 stall cycles12 loop body instructions2 loop counter instructions

- + IPC = 1
- more instructions
- more registers




Loop:	L.D	FO, O(R1)
	L.D	F6, -8(R1)
	L.D	F10,-16(R1)
	L.D	F14, -24(R1)
	ADD.D	F4, F0, F2
	ADD.D	F8, F6, F2
	ADD.D	F12, F10, F2
	ADD.D	F16, F14, F2
	S.D	F4, O(R1)
	S.D	F8, -8(R1)
	ADDI.D	R1, R1, #-32
	S.D	F12, 16(R1)
	BNE	R1,R2, Loop
	S.D	F16, 8(R1)

## Summary of Scalar Pipelines

- Upper bound on throughput
  - IPC <= 1</p>
- Unified pipeline for all functional units
  - Underutilized resources
- □ Inefficient freeze policy
  - A stall cycle delays all the following cycles
- □ Pipeline hazards
  - Stall cycles result in limited throughput

- Separate integer and floating point pipelines
  - An instruction packet is fetched every cycle
    - Very large instruction word (VLIW)
  - Inst. packet has one fp. and one int. slots
  - Compiler's job is to find instructions for the slots
  - □ IPC <= 2



### □ Forming instruction packets

Loop:	L.D	FO, O(R1)
	L.D	F6, -8(R1)
	L.D	F10,-16(R1)
	L.D	F14, -24(R1)
	ADD.D	F4, F0, F2
	ADD.D	F8, F6, F2
	ADD.D	F12, F10, F2
	ADD.D	F16, F14, F2
	S.D	F4, O(R1)
	S.D	F8, -8(R1)
	ADDI.D	R1, R1, #-32
	S.D	F12, 16(R1)
	BNE	R1,R2, Loop
	S.D	F16, 8(R1)

Floating-point operations

□ Ideally, the number of empty slots is zero

```
L.D
               FO, O(R1)
Loop:
       L.D
               F6, -8(R1)
       L.D
               F10,-16(R1)
       L.D
               F14, -24(R1)
       ADDI.D
               R1, R1, #-32
       S.D
               F4, 32(R1)
       S.D
               F8, 24(R1)
       S.D
               F12, 16(R1)
       BNE
               R1,R2, Loop
       S.D
               F16, 8(R1)
```

```
NOP
NOP
ADD.D F4, F0, F2
ADD.D F8, F6, F2
ADD.D F12, F10, F2
ADD.D F16, F14, F2
NOP
NOP
NOP
NOP
```

□ Ideally, the number of empty slots is zero

```
FO, O(R1)
Loop:
       L.D
       L.D
               F6, -8(R1)
       L.D
               F10,-16(R1)
       L.D
               F14, -24(R1)
       ADDI.D
               R1, R1, #-32
       S.D
               F4, 32(R1)
       S.D
               F8, 24(R1)
       S.D
               F12, 16(R1)
       BNE
               R1,R2, Loop
       S.D
               F16, 8(R1)
```

```
NOP
NOP
ADD.D F4, F0, F2
ADD.D F8, F6, F2
ADD.D F12, F10, F2
ADD.D F16, F14, F2
NOP
NOP
NOP
NOP
```

#### Schedule 5:

0 stall cycles

8 loop body packets

2 loop overhead cycles

IPC = 1.4

```
Loop:
                  FO, O(R1)
        L.D
         stall
                 F4, F0, F2
        ADD.D
         stall
         stall
         S.D
                  F4, O(R1)
                  R1, R1, #-8
        ADDI.D
         stall
                  R1, R2, Loop
         BNE
         stall
```



```
Loop: L.D F0, O(R1)

stall

ADD.D F4, F0, F2

stall

stall


S.D F4, O(R1)

ADDI.D R1, R1, #-8

stall

BNE R1, R2, Loop

stall
```



```
Loop: L.D F0, O(R1)

stall

ADD.D F4, F0, F2

stall

stall


S.D F4, O(R1)


ADDI.D R1, R1, #-8

stall


BNE R1, R2, Loop

stall
```





```
loop: S.D (1) Loop: S.D F4, O(R1)
ADD.D (2) ADD.D F4, F0, F2
L.D (3) L.D F0, -16(R1)
ADDI.D ADDI.D R1, R1, #-8
BNE BNE R1, R2, Loop
```



**Prologue and Epilogue?**