#### MEMORY SYSTEM

Mahdi Nazm Bojnordi

**Assistant Professor** 

School of Computing

University of Utah




#### Overview

- Notes
  - Homework 9 is due tonight
    - Verify your submitted file before midnight

- □ This lecture
  - Direct-mapped
  - Set-associative

## Recall: Direct-Mapped Lookup

- Byte offset: to select the requested byte
- Tag: to maintain the address
- Valid flag (v):whether content ismeaningful
- Data and tag are always accessed




□ Find the size of tag, index, and offset bits for an 8MB, direct-mapped L3 cache with 64B cache blocks. Assume that the processor can address up to 4GB of main memory.

- Find the size of tag, index, and offset bits for an 8MB, direct-mapped L3 cache with 64B cache blocks. Assume that the processor can address up to 4GB of main memory.
- $\square$  4GB =  $2^{32}$  B  $\rightarrow$  address bits = 32
- $\square$  64B = 26 B  $\rightarrow$  byte offset bits = 6
- $\square$  8MB/64B =  $2^{17} \rightarrow$  index bits = 17
- $\Box$  tag bits = 32 6 17 = 9

#### Set Associative Caches

- Improve cache hit rate by allowing a memory location to be placed in more than one cache block
  - N-way set associative cache
  - Fully associative
- For fixed capacity, higher associativity typically leads to higher hit rates
  - more places to simultaneously map cache lines
  - 8-way SA close to FA in practice

```
for (i=0; i<10000; i++) {
    a++;
    b++;
}
```




#### Set Associative Caches

- Improve cache hit rate by allowing a memory location to be placed in more than one cache block
  - N-way set associative cache
  - Fully associative
- For fixed capacity, higher associativity typically leads to higher hit rates
  - more places to simultaneously map cache lines
  - 8-way SA close to FA in practice

# n-Way Set Associative Lookup

- Index into cache sets
- Multiple tag comparisons
- □ Multiple data reads
- □ Special cases
  - Direct mapped
    - Single block sets
  - Fully associative
    - Single set cache



□ Find the size of tag, index, and offset bits for an 4MB, 4-way set associative cache with 32B cache blocks. Assume that the processor can address up to 4GB of main memory.

- Find the size of tag, index, and offset bits for an 4MB, 4-way set associative cache with 32B cache blocks. Assume that the processor can address up to 4GB of main memory.
- $\square$  4GB =  $2^{32}$  B  $\rightarrow$  address bits = 32
- □ 32B = 2<sup>5</sup> B  $\rightarrow$  byte offset bits = 5
- $\Box 4MB/(4x32B) = 2^{15} \rightarrow index bits = 15$
- $\Box$  tag bits = 32 5 15 = 12

- Consider a 32 kilobyte (KB) 4-way set-associative data cache array with 32 byte line sizes
  - How many sets?
  - How many index bits, offset bits, tag bits?
  - How large is the tag array?

- Consider a 32 kilobyte (KB) 4-way set-associative data cache array with 32 byte line sizes
  - $\blacksquare$  cache size = no. sets x no. ways x block size
  - How many sets?
  - How many index bits, offset bits, tag bits?
  - How large is the tag array?


- Consider a 32 kilobyte (KB) 4-way set-associative data cache array with 32 byte line sizes
  - $\blacksquare$  cache size = no. sets x no. ways x block size
  - How many sets?
  - $\blacksquare$  no. sets =  $32 \times 1024 / (4 \times 32) = 256$
  - How many index bits, offset bits, tag bits?
  - **8** 5 19
  - How large is the tag array?
  - $\blacksquare$  no. sets x no. ways x tag bits = 256 x 4 x 19 = 19Kb

- □ A pipeline's CPI is 1 if all loads/stores hit in cache
- Question: 40% of all instructions are loads/stores; 80% of all loads/stores hit in cache (1-cycle); memory access takes 100 cycles; what is the CPI?

- □ A pipeline's CPI is 1 if all loads/stores hit in cache
- Question: 40% of all instructions are loads/stores; 80% of all loads/stores hit in cache (1-cycle); memory access takes 100 cycles; what is the CPI?
- Solution:
  - Consider 1000 instructions; 400 instructions are load/stores, of which 0.8x400 are hits (1 cycle) and 0.2x400 are misses (101 cycles).
  - $\square$  CPI =  $(1x (600 + 320) + 101 \times 80)/1000 = 9$


#### Cache Write Policies

- □ Write vs. read
  - Data and tag are accessed for both read and write
  - Only for write, data array needs to be updated
- Cache write policies




#### Write back

- □ On a write access, write to cache only
  - write cache block to memory only when replaced from cache
  - dramatically decreases bus bandwidth usage
  - keep a bit (called the dirty bit) per cache block



# Write through

- Write to both cache and memory (or next level)
  - Improved miss penalty
  - More reliable because of maintaining two copies



# Write (No-)Allocate

- □ Write allocate
  - allocate a cache line for the new data, and replace old line
  - just like a read miss
- □ Write no allocate
  - do not allocate space in the cache for the data
  - only really makes sense in systems with write buffers
- □ How to handle read miss after write miss?