OUT-OF-ORDER EXECUTION

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah



Overview

- □ Announcement
 - Homework 3 submission deadline: Oct. 2nd

- □ This lecture
 - Tomasulo algorithm
 - Three-step OoO scheduling
 - Hardware implementation
 - Four-step algorithm
 - Reorder buffer

Recall: Dynamic Scheduling

 The main idea is to issue dynamic instructions out of program order while maintaining data flow

Program Code

ADDI R1, R0, #1

ADDI R2, R0, #4

DIV R3, R3, R2

SUB R5, R2, 1


MUL R4, R4, R3

DIV R7, R3, R2

SUB R6, R5, 1

Recall: Dynamic Scheduling

 The main idea is to issue dynamic instructions out of program order while maintaining data flow




Program Code




ADDI R1, R0, #1
ADDI R2, R0, #4
DIV R3, R3, R2
SUB R5, R2, 1
MUL R4, R4, R3
DIV R7, R3, R2
SUB R6, R5, 1

Recall: Dynamic Scheduling


 Instructions are stored in the decoded queue (or instruction queue) prior to execution.






Dynamic Scheduling


- Dispatch decoded instructions to functional units
 - Wait until ready to go for execution






Dynamic Scheduling


□ When is the right time to go for execution?






Dynamic Scheduling

Reservation stations are used to keep the functional units busy





Reservation Stations

Tomasulo Algorithm


- Dispatch instructions to functional units
 - Use reservation stations (RS)


- Execute an instruction as soon as all of its operands are ready
 - Watch the common data bus (CDB)


- Remove false (anti- and output-) data dependence
 - Rename destination register to RS name


Three-Step Tomasulo Algorithm


- □ Issue: take an instruction from the instruction queue
 - If there are free reservation stations without structural hazards, rename and read/send operands or RS names
- □ Execute: operate on operand(s) when ready
 - If all of the operands are ready, execute; if not watch the common data bus
- Write result: update the register values
 - Write the result through CDB to all waiting reservation stations and the register file; release the RS entry

















Instruction Status Address Time Instruction k issue complete write Busy LD F6 43+ R2 NO load 1 0 ID F2 45 + R3load2 NO 0 F0 F2 F4 MUI load3 NO 0 F8 F6 SUB F2 DIV F10 F0 F6 **ADD** F6 F8 F2 **Reservation Stations** Time Name Busy Vk Op Qi Qk add1 NO add2 l NO add3 NO 10 0 mult1 NO divide NO **Register Result Status**

F4

value

F6

value

F8

value

F10

value

F12

value

... F30

F2

value

F0

value

FU

Instruction Status Address Time Instruction k issue complete write Busy YES LD F6 43+ R2 43+R2 2 load 1 ID F2 45 + R3load2 NO 0 F0 F2 F4 MUI load3 NO 0 F8 F6 SUB F2 DIV F10 F0 F6 F6 F8 F2 ADD **Reservation Stations** Time Name Busy Vk Op Qi Qk add1 NO add2 NO add3 NO 10 0 mult1 NO divide NO **Register Result Status**

F4

value

F6

load 1

F8

value

F10

value

F12

value

... F30

F2

value

F0

value

FU

Instruction Status Address Time Instruction k issue complete write Busy LD F6 43+ R2 YES 43+R2 load 1 2 2 ID F2 45 + R3load2 YES 45 + R3F0 F2 F4 MUI load3 0 NO F8 F6 SUB F2 DIV F10 F0 F6 F6 F8 F2 ADD **Reservation Stations** Vk Time Name Busy Op Qi Qk add1 NO add2 NO add3 NO 10 0 mult1 NO divide NO

F4

value

F6

load 1

F8

value

F10

value

F12

value

... F30

F2

load2

F0

value

FU

Register Result Status

Address

43+R2

45+R3

Time

0

Instru	ction	Statu	S	_					
Instruc	ction	i	k	issue	complete	write			Busy
LD	F6	43+	⊦ R2	1	3		2	load1	YES
LD	F2	45+	- R3	2			2	load2	YES
MUL	FO	F2	F4	3			2	load3	NC
SUB	F8	F6	F2					-	
DIV	F1() FO	F6						
ADD	F6	F8	F2						

Reservation Stations

	Time	Name	Busy	Ор	۷j	Vk	Qj	Qk
2	0	add1	NO					
2	0	add2	NO					
2	0	add3	NO					
10	0	mult 1	YES	MULT		value	load2	
40	0	divide	NO					

Register Result Status

F2 F4 F₀ F6 F8 F10 F12 ... F30 Clock 3 FU load2 value mult 1 value load 1 value value

Instruction Status

Instruc	tion	i	k	issue	complete	write
LD	F6	43+	R2	1	3	4
LD	F2	45+	R3	2	4	
MUL	FO	F2	F4	3		
SUB	F8	F6	F2	4		
DIV	F1C) FO	F6			
ADD	F6	F8	F2			

		Busy	Address	Time
2	load 1	NO		0
2	load2	YES	45+R3	0
2	load3	NO		0

Reservation Stations

	Time	Name	Busy	Ор	٧i	Vk	Qj	Qk
2	0	add1	YES	SUB	value			load2
2	0	add2	NO					
2	0	add3	NO					
10	0	mult 1	YES	MULT		value	load2	
40	0	divide	NO					

Register Result Status

F2 F₀ F4 F6 F8 F10 F12 ... F30 Clock 4 FU load2 mult 1 value add1 value value value

Instruction Status

Instruct	ion	i	k	issue	complete	write
LD	F6	43+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MUL	FO	F2	F4	3		
SUB	F8	F6	F2	4		
DIV	F10	F0	F6	5		
ADD	F6	F8	F2			

		Busy	Address	Time
2	load1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

	Time	Name	Busy	Ор	۷į	Vk	Qį	Qk
2	2	add1	YES	SUB	value	value		
2	0	add2	NO					
2	0	add3	NO					
10	10	mult1	YES	MULT	value	value		
40	0	divide	YES	DIV		value	mult1	

Register Result Status

		F0	F2	F4	F6	F8	F10	F12	F30
Clock 5	FU	mult1	value	value	value	add1	divide	value	

Instruction Status

Instruc	tion	i	k	issue	complete	write
LD	F6	43+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MUL	FO	F2	F4	3		
SUB	F8	F6	F2	4		
DIV	F10) FO	F6	5		
ADD	F6	F8	F2	6		

		Busy	Address	Time
2	load1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

Time Name Busy					Vk	Qj	Qk	
2	1	add1	YES	SUB	value	value		
2	0	add2	YES	ADD		value	add1	
2	0	add3	NO					
10	9	mult 1	YES	MULT	value	value		
40	0	divide	YES	DIV		value	mult1	

Register Result Status

F2 F4 F₀ F6 F8 F10 F12 ... F30 Clock 6 FU add2 divide value mult 1 value value add1

Instruction Status

Instruction		i	k	issue	complete	write
LD	F6	43+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MUL	FO	F2	F4	3		
SUB	F8	F6	F2	4	7	
DIV	F10) FO	F6	5		
ADD	F6	F8	F2	6		

		Busy	Address	Time
2	load 1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

				Ор		Vk	Qj	Qk
					value	value		
2	0	add2	YES	ADD		value	add1	
2	0	add3	NO					
10	8	mult1	YES	MULT	value	value		
40	0	divide	YES	DIV		value	mult1	

Register Result Status

F0 F2 F4 F6 F8 F10 F12 ... F30
Clock 7 FU mult1 value value add2 add1 divide value

Instruction Status

Instruction		i	k	issue	complete	write
LD	F6	43+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MUL	FO	F2	F4	3		
SUB	F8	F6	F2	4	7	8
DIV	F10	F0	F6	5		
ADD	F6	F8	F2	6		

		Busy	Address	Time
2	load1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

-	Time Name Busy			Ор	۷j	Vk	Qj	Qk
		add1						
2	2	add2	YES	ADD	value	value		
2	0	add3	NO					
10	7	mult1	YES	MULT	value	value		
40	0	divide	YES	DIV		value	mult1	

Register Result Status

	F0	F2	F4	FO	F8	FIU	FIZ	F30
Clock 8 F	U mult1	value	value	add2	value	divide	value	

Instruction Status

Instruction		i	k	issue	complete	write
LD	F6	43+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MUL	FO	F2	F4	3		
SUB	F8	F6	F2	4	7	8
DIV	F1C) FO	F6	5		
ADD	F6	F8	F2	6		

		Busy	Address	Time
2	load 1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

7	Time Name Busy			Ор	۷j	Vk	Qj	Qk
2	0	add1	NO					
2	1	add2	YES	ADD	value	value		
2	0	add3	NO					
10	6	mult1	YES	MULT	value	value		
40	0	divide	YES	DIV		value	mult1	

Register Result Status

F2 F6 F₀ F4 F8 F10 F12 ... F30 Clock 9 FU add2 divide value mult 1 value value value

Instruc	ction	_			
Instruc	tion	i	k	issue	comp
LD	F6	43+	- R2	1	
LD	F2	45+	- R3	2	4
MUL	F0	F2	F4	3	

F2

F6

F2

issue	complete	write
1	3	4
2	4	5
3		

4	7	8
5		
6	10	

		Busy	Address	Time
2	load1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

F8 F6

F10 F0

F6 F8

SUB

DIV

ADD

	Time	Name	Busy	Ор	٧j	Vk	Qj	Qk
2	0	add1	ИО					
2	0	add2	YES	ADD	value	value		
2	0	add3	NO					
10	5	mult1	YES	MULT	value	value		
40	0	divide	YES	DIV		value	mult1	

Register Result Status

F2 F₀ F4 F6 F8 F10 F12 ... F30 Clock 10 FU add2 divide value mult 1 value value value

Instruction Status								
Instruction j k	c issue	complete	write	_		Busy	Address	Time
LD F6 43+ F	R2 1	3	4	2	load 1	NO		0
LD F2 45+ F	R3 2	4	5	2	load2	NO		0
MUL F0 F2 F	- 4 3			2	load3	NO		0
SUB F8 F6 F	- 2 4	7	8		•			_
DIV F10 F0	- 6 5							
ADD F6 F8 F	- 2 <u>6</u>	10	11					
Reservation Station	าร							
Time Name E		۷i	Vk	Qi	Qk			
2 0 add1	NO	•		·				
2 0 add2	NO							
	NO							
10 4 mult1	YES MULT	value	value					

Register	Result	Status
----------	--------	---------------

40 0 divide YES DIV

		F0	F2	F4	F6	F8	F10	F12	F30
Clock 11	FU	mult1	value	value	value	value	divide	value	
	· ·								

value

mult 1

Instruc	tion	Status	<u> </u>	_		
Instruc	tion	i	k	issue	complete	write
LD	F6	43+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MUL	FO	F2	F4	3	15	
SUB	F8	F6	F2	4	7	8
DIV	F10) FO	F6	5		
ADD	F6	F8	F2	6	10	11

		Busy	Address	Time
2	load1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

	Time	Name	Busy	Ор	٧j	Vk	Qį	Qk
2	0	add1	8					
2	0	add2	NO					
		add3						
10	0	mult 1	YES	MULT	value	value		
		divide				value	mult1	

Register Result Status

		FO	F2	F4	F6	F8	FIO	FI2	F30
Clock 15	FU	mult1	value	value	value	value	divide	value	

Instruction Status	_							
Instruction j k	issue	complete	write	_		Busy	Address	Time
LD F6 43+ R2	1	3	4	2	load1	NO		0
LD F2 45+ R3	2	4	5	2	load2	NO		0
MUL F0 F2 F4	3	15	16	2	load3	NO		0
SUB F8 F6 F2	4	7	8					_
DIV F10 F0 F6	5							
ADD F6 F8 F2	6	10	11					
Reservation Stations								
Time Name Busy	Ор	٧j	Vk	Qj	Qk			
2 0 add1 NO								
2 0 add2 NO								
2 0 add3 NO								
10 0 mult1 NO								
40 40 divide YES	DIV	value	value					
Register Result Status	_							

F4

value

F6

value

F8

value

F10

divide value

F12 ... F30

F2

value

F0

value

FU

Instruction Status

Instruct	ion	i	k	issue	complete	write
LD	F6	43+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MUL	FO	F2	F4	3	15	16
SUB	F8	F6	F2	4	7	8
DIV	F10	FO	F6	5	56	
ADD	F6	F8	F2	6	10	11

		Busy	Address	Time
2	load1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

	Time	Name	Busy	Ор	٧j	Vk	Qj	Qk
2	0	add1	20					
2	0	add2	NO					
2	0	add3	NO					
10	0	mult 1	NO					
40	0	divide	YES	DIV	value	value		

Register Result Status

F2 F₀ F4 F6 F8 F10 F12 ... F30 Clock 56 FU divide value value value value value value

Instruction Status

Instruc	tion	i	k	issue	complete	write
LD	F6	43+	- R2	1	3	4
LD	F2	45+	- R3	2	4	5
MUL	FO	F2	F4	3	15	16
SUB	F8	F6	F2	4	7	8
DIV	F10) FO	F6	5	56	57
ADD	F6	F8	F2	6	10	11

		Busy	Address	Time
2	load1	NO		0
2	load2	NO		0
2	load3	NO		0

Reservation Stations

Time Name Busy			Ор	٧j	Vk	Qj	Qk	
2	0	add1	8					
2	0	add2	NO					
2	0	add3	NO					
10	0	mult1	NO					
40	0	divide	70					

Register Result Status

	FO	F2	F4	F6	F8	FIO	FI2	F30
Clock 57 FU	value							

Summary of Tomasulo Algorithm

Data hazards

Structural hazards

□ Precise exception handling

Summary of Tomasulo Algorithm


- Data hazards
 - RAW is handled by forwarding over CDB
 - WAR and WAW are removed by RS-based renaming
- Structural hazards
 - Multiple FUs may be accessing CDB simultaneously
- Precise exception handling
 - Not possible because of OoO writeback to register file

Summary of Tomasulo Algorithm

- Data hazards
 - RAW is handled by forwarding over CDB
 - WAR and WAW are removed by RS-based renaming
- Structural hazards
 - Multiple FUs may be accessing CDB simultaneously
 - Solution: delay conflicting instructions at issue and RS
- Precise exception handling
 - Not possible because of OoO writeback to register file
 - Solution: maintain the destination value in ROB (IW)


- Issue (dispatch)
 - If RS and ROB slots are free; read/rename operands
- Execution
 - Execute operation as soon as the operand values are ready
- □ Write result
 - Send result to ROB and reservation stations via CDB
- □ Commit (retire)
 - Update register file for the head of ROB






Program Counter

Code









Program Counter

Code









Program Counter

Code









Program Counter

Code









Program Counter

Code









Program Counter

Code








Program Counter

Code









Program Counter

Code



Operand Read

□ Reading the register file



Operand Read/Search

□ AMD K-5: ROB dependency check

