ACPL-M21L, ACPL-021L and ACPL-024L

Low Power, 5 MBd Digital CMOS Optocoupler



Data Sheet




Description


ACPL-M21L (single channel SO-5 package), ACPL-021L (single channel SO-8 package) and ACPL-024L (dual channel SO-8 package) are optically-coupled logic gates. The detector IC has CMOS output stage and optical receiver input stage with built-in Schmitt trigger to provide logic-compatible waveforms, eliminating the need for additional waveshaping.


An internal shield on the ACPL-M21L/021L/024L guarantees common mode transient immunity of 25 kV/µs at a common mode voltage of 1000 V. The ACPL-x2xL optocouplers' series operates from a 2.7 to 5.5 V supply with guaranteed AC and DC performance from an extended temperature range of -40° C to 105° C. Glitches free output upon power-up and power-down of optocoupler.

Functional Diagram









A 0.1 μF bypass capacitor must be connected between pins Vdd and GND

Features

- CMOS output
- Wide supply voltage: 2.7 V 5.5 V
- Low power supply current I_{DD}: ≤ 1.1 mA max
- Low forward current I_F: 1.6 mA min
- Speed: 5 MBd typ
- Pulse width distortion (PWD): 200 ns max
- Propagation delay skew (tpsk): 220 max
- Propagation delay (tp): 250 ns max
- Common mode rejection: 25 kV/μs min at V_{CM} = 1000 V
- Hysteresis: 0.2 mA typ
- Temperature range: -40° C to 105° C
- Safety and regulatory approvals (Pending)
 - UL 1577 recognized 3750 Vrms for 1 minute for ACPL-M21L/021L/024L
 - CSA Approval
 - IEC/EN 60747-5-5, Approval for Reinforced Insulation

Applications

- Low isolation of high speed logic systems
- Computer peripheral interface
- Microprocessor system interface
- Ground loop elimination
- Pulse transformer replacement
- High speed line receiver
- Power control systems

Ordering Information

ACPL-M21L, ACPL-024L and ACPL-021L are UL Recognized with 3750 V_{rms} for 1 minute per UL1577.

	Option				UL1577		
Part number	RoHS Compliant	Package	Surface Mount	Tape & Reel	5000 V _{rms} / 1 Minute Rating	IEC/EN 60747-5-5	Quantity
ACPL-M21L	-000E	SO-5	Х				100 per tube
	-060E		Х			Х	100 per tube
	-500E		Х	Х			1500 per reel
	-560E		Х	Х		Х	1500 per reel
ACPL-024L	-000E	SO-8	Х				100 per tube
	-060E		Х			Х	100 per tube
	-500E		Х	Х			1500 per reel
	-560E		Х	Х		X	1500 per reel
ACPL-021L	-000E	SO-8	Х				100 per tube
	-060E		Х			Х	100 per tube
	-500E		Х	Х			1500 per reel
	-560E		Х	Х		Х	1500 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.


Example 1:

ACPL-M21L-500E to order product of SO-5 package in Tape and Reel packaging with RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.


Package Outline Drawings

ACPL-M21L SO-5 Package



^{*} Maximum Mold flash on each side is 0.15 mm (0.006).

ACPL-024L/021L SO-8 Package



Solder Reflow Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

Regulatory Information

The ACPL-M21L/024L/021L will be approved by the following organizations:

UL

Approval under UL 1577, component recognition program up to $V_{ISO} = 3750 \, V_{RMS}$ for ACPL-M21L/024L/021L

CSA

Approval under CSA Component Acceptance Notice #5.

IEC/EN 60747-5-5 (Option 060 only)

Insulation and Safety Related Specifications

			ACPL-024L		
Parameter	Symbol	ACPL-M21L	ACPL-021L	Units	Conditions
Minimum External Air Gap (Clearance)	L(101)	5	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(102)	5	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	175	175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

IEC/EN 60747-5-5 Insulation Characteristics* (Option 060)

		Characteristic		
		ACPL-M21L/		
Description	Symbol	024L/021L	Unit	
Installation classification per DIN VDE 0110/39, Table 1				
for rated mains voltage ≤ 150 V _{rms}		I – IV		
for rated mains voltage ≤ 300 V _{rms}		I – III		
for rated mains voltage ≤ 600 V _{rms}		I – II		
for rated mains voltage ≤ 1000 V _{rms}				
Climatic Classification		55/105/21		
Pollution Degree (DIN VDE 0110/39)		2		
Maximum Working Insulation Voltage	V _{IORM}	567	V _{peak}	
Input to Output Test Voltage, Method b^* $V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test with $t_m = 1$ sec, Partial discharge < 5 pC	V_{PR}	1063	V _{peak}	
Input to Output Test Voltage, Method a* V _{IORM} x 1.6 = V _{PR} , Type and Sample Test, t _m = 10 sec, Partial discharge < 5 pC	V_{PR}	896	V _{peak}	
Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 60 sec)	V _{IOTM}	6000	V_{peak}	
Safety-limiting values – maximum values allowed in the event of a failure.				
Case Temperature	T _S	150	°C	
Input Current**	Is, INPUT	150	mA	
Output Power**	Ps, оитрит	600	mW	
Insulation Resistance at TS, V _{IO} = 500 V	R _S	>109	Ω	

 ^{*} Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.
 ** Refer to the following figure for dependence of P_S and I_S on ambient temperature.

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Units	Condition		
Storage Temperature	T _S	-55	125	°C			
Operating Temperature	T _A	-40	105	°C			
Reverse Input Voltage	V_R		5	V			
Supply Voltage	V_{DD}		6.5	V			
Average Forward Input Current	I _F		8	mA			
Peak Forward Input Current	I _{F(TRAN)}		1	А	≤ 1 µs Pulse Width, < 300 pulses per second		
Output Current	Io		10	mA			
Output Voltage	Vo	-0.5	V _{DD} +0.5	V			
Lead Solder Temperature	T _{LS}		260° C for 10	sec., 1.6 m	nm below seating plane		
Solder Reflow Temperature Profile	See Package Outline Drawings section						

Recommended Operating Conditions

Parameter	Symbol	Min	Max	Units
Operating Temperature	T _A	-40	105	°C
Input Current, Low Level	I _{FL}	0	250	mA
Input Current, High Level	I _{FH}	1.6*	6	mA
Power Supply Voltage	V_{DD}	2.7	5.5	V
Forward Input Voltage	V _{F (OFF)}		0.8	V

^{*} The initial switching threshold is 1.6 mA or less. It is recommended that 2.2 mA be used to permit at least a 20% LED degradation guardband.

Electrical Specifications (DC)

Over recommended temperature ($T_A = -40^\circ$ C to 105° C) and supply voltage (2.7 V \leq V_{DD} \leq 5.5 V). All typical specifications are at V_{DD} = 2.7 V, $T_A = 25^\circ$ C, unless otherwise specified.

Parameter	Symbol	Part Number	Min	Тур	Max	Units	Test Conditions
Input Forward Voltage	V _F			1.5	2.0	V	I _F = 2 mA (Figure 1 & 2)
Input Reverse Breakdown Voltage	BV _R		8	11		V	$I_R = 10 \mu A$
Logic High Output Voltage	V _{OH}		V _{DD} - 0.1			V	$I_F = 2.2 \text{ mA}, I_O = -20 \mu\text{A}$
			V _{DD} - 1.0			V	$I_F = 2.2 \text{ mA}, I_O = -3.2 \text{ mA}$ (Figure 3)
Logic Low Output Voltage	V _{OL}			0.001	0.1	V	$I_F = 0 \text{ mA}, I_O = 20 \mu\text{A}$
				0.15	0.4	V	$I_F = 0 \text{ mA}, I_O = 3.2 \text{ mA}$ (Figure 4)
Input Threshold Current	I _{TH}			0.5	1.4	mA	Figure 5
Logic Low Output Supply Current	I _{DDL}			0.6	1.1	mA	$V_F = 0 \text{ V}, V_{DD} = 5.5 \text{ V},$ $I_O = \text{Open (Figure 6)}$
Logic High Output Supply Current	I _{DDH}			0.5	1.1	mA	$I_F = 2.2 \text{ mA}, V_{DD} = 5.5 \text{ V},$ $I_O = \text{Open (Figure 7)}$
Input Capacitance	C _{IN}			77		pF	f = 1 MHz, V _F = 0 V
Input Diode Temperature Coefficient	$\Delta V_F/\Delta T_A$			-1.9		mV/°C	I _F = 2.2 mA

Switching Specifications (AC)

Over recommended temperature ($T_A = -40^\circ$ C to $+105^\circ$ C), supply voltage (2.7 V \leq V_{DD} \leq 5.5 V). All typical specifications are at V_{DD} = 2.7 V, $T_A = 25^\circ$ C

Parameter	Symbol	Part Number	Min	Тур	Max	Units	Test Conditions	
Propagation Delay Time to Logic Low Output [1]	t _{PHL}			130	250	ns	I _F = 2.2 mA, C _L = 15 pF, CMOS Signal Levels	
Propagation Delay Time to Logic High Output [1]	t _{PLH}			115	250	ns	(Figure 8, 9 & 12)	
Pulse Width Distortion [2]	PWD				200	ns		
Propagation Delay Skew [3]	t _{PSK}				220	ns		
Output Rise Time (10% – 90%)	t _R			11		ns	$I_F = 2.2 \text{ mA}$, $C_L = 15 \text{ pF}$, CMOS Signal Levels.	
Output Fall Time (90% – 10%)	t _F			11		ns	$I_F = 2.2 \text{ mA}$, $C_L = 15 \text{ pF}$, CMOS Signal Levels.	
Static Common Mode Transient Immunity at Logic High Output ^[4]	CM _H		25	40		kV/μs	$V_{CM} = 1000 \text{ V}, T_A = 25^{\circ} \text{ C},$ $I_F = 2.2 \text{ mA}, C_L = 15 \text{ pF}, V_I = 5 \text{ V}$ $(R_T = 1.6 \text{ k}\Omega) \text{ or } V_I = 3.3 \text{ V}$ $(R_T = 840 \Omega)$ CMOS Signal Levels Figure 13	
Static Common Mode Transient Immunity at Logic Low Output ^[5]	CM _L		25	40		kV/μs	V_{CM} = 1000 V, T_A = 25° C, I_F = 0 mA, C_L = 15 pF, V_I = 0 V (R_T = 1.6 k Ω) or (R_T = 840 Ω) CMOS Signal Levels Figure 13	

Notes

- 1. t_{PHL} propagation delay is measured from the 50% (V_{in} or I_F) on the falling edge of the input pulse to the 50% V_{DD} of the falling edge of the V_O signal. t_{PLH} propagation delay is measured from the 50% (V_{in} or I_F) on the rising edge of the input pulse to the 50% level of the rising edge of the V_O signal
- 2. PWD is defined as |t_{PHL} t_{PLH}|
- 3. t_{PSK} is equal to the magnitude of the worst case difference in t_{PHL} and/or t_{PLH} that will be seen between units at any given temperature within the recommended operating conditions.
- 4. CM_H is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
- 5. CM_L is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a low logic state.
- 6. Use of a 0.1 μF bypass capacitor connected between Vdd and ground is recommended.

Package Characteristics

All typical at $T_A = 25^{\circ}$ C

Parameter	Symbol	Part Number	Min	Тур	Max	Units	Test Conditions
Input-Output Insulation	V _{ISO}	ACPL-M21L/ 024L/021L	3750			V_{rms}	RH $<$ 50% for 1 min. $T_A = 25^{\circ}$ C
Input-Output Resistance	R_{I-O}			10 ¹²		Ω	$V_{I-O} = 500 V$
Input-Output Capacitance	C _{I-O}			0.6		pF	f = 1 MHz, T _A = 25° C




Figure 1. Forward Voltage vs. Temperature




Figure 2. Forward Current vs Forward Voltage




Figure 3. Logic High Output voltage vs Supply Voltage




Figure 4. Logic Low Output Voltage vs. Temperature




Figure 5. Input Threshold Current vs. Temperature




Figure 6. Logic Low Output Supply Current vs. Temperature




Figure 7. Logic High Output Supply Current vs. Temperature




Figure 8. Propagation Delay, t_{PHL} vs. Temperature




Figure 9. Propagation Delay, t_{PLH} vs. Temperature




Figure 10. Output Voltage vs Input Current @ Vdd = 3.3 V







Figure 11. Output Voltage vs Input Current @ Vdd = 5 V










Figure 12. Circuit for $t_{PLH},\,t_{PHL},\,t_{r},\,t_{f}$

ACPL-M21L, ACPL-021L, ACPL-024L: $V_{I}=3.3~V;~R_{1}=510~\Omega\pm1\%,~R_{2}=330~\Omega\pm1\%$ $V_{I}=5.0~V;~R_{1}=1~k\Omega\pm1\%,~R_{2}=600~\Omega\pm1\%$ $R_{T}=R_{1}+R_{2}~R_{1}/R_{2}\approx1.5$




Figure 13. Recommended printed circuit board layout and input current limiting resistor selection

This preliminary data is provided to assist you in the evaluation of product(s) currently under development. Until Avago Technologies releases this product for general sales, Avago Technologies reserves the right to alter prices, specifications, features, capabilities, functions, release dates, and remove availability of the product(s) at anytime.

For product information and a complete list of distributors, please go to our web site: **www.avagotech.com**

