

ATA6560/1

High-Speed CAN Transceiver with Standby Mode CAN FD Ready

Features

- Fully ISO 11898-2, ISO 11898-5, and SAE J2284 Compliant
- CAN FD Ready
- · Communication Speed up to 5 Mbps
- Low Electromagnetic Emission (EME) and High Electromagnetic Immunity (EMI)
- Differential Receiver with Wide Common-Mode Range
- · ATA6560: Silent Mode (Receive Only)
- · Remote Wake-Up Capability via CAN Bus
- Functional Behavior Predictable under All Supply Conditions
- Transceiver Disengages from the Bus when Not Powered Up
- · RXD Recessive Clamping Detection
- High Electrostatic Discharge (ESD) Handling Capability on the Bus Pins
- Bus Pins Protected Against Transients in Automotive Environments
- Transmit Data (TXD) Dominant Time-Out Function
- · Undervoltage Detection on VCC and VIO Pins
- CANH/CANL Short-Circuit and Overtemperature Protected
- Qualified According to AEC-Q100: Only ATA6560-GAQW, ATA6560-GBQW, ATA6561-GAQW, and ATA6561-GBQW
- Packages: SOIC8, VDFN8 with Wettable Flanks (Moisture Sensitivity Level 1)

Applications

Classical CAN and CAN FD networks in the following applications:

- Automotive
- Industrial
- Aerospace
- Medical
- Consumer

General Description

The ATA6560/1 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed (up to 5 Mbps) CAN applications in the automotive industry, providing differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

It offers improved Electromagnetic Compatibility (EMC) and ESD performance, as well as features such as:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- Direct interfacing to microcontrollers with supply voltages from 3V to 5V (ATA6561)

Three operating modes, together with the dedicated fail-safe features, make the ATA6560/1 an excellent choice for all types of high-speed CAN networks, especially in nodes requiring a Low-Power mode with wake-up capability via the CAN bus.

Package Types

ATA6560 SOIC		ATA6561 SOIC				
GND 2 VCC 3	8 STBY 7 CANH 6 CANL 5 NSIL	TXD 1 GND 2 VCC 3 RXD 4	8 STBY 7 CANH 6 CANL 5 VIO			
ATA6560 3 x 3 VDFN* w wettable flant		ATA6561 3 x 3 VDFN* with wettable flanks				
GND 2 VCC 3	STBY CANH CANL NSIL	TXD 1 O GND 2 VCC 3 RXD 4	8 STBY 7 CANH 6 CANL 5 VIO			
*Includes Exposed	d Therma	al Pad (EP); s	ee Table 1-2			


ATA6560/1

ATA6560/1 FAMILY MEMBERS

Device	VIO Pin	NSIL Pin	VDFN8	SOIC8	AEC-Q100 Qualified	Description
ATA6560-GAQW		Х		Х	Х	Standby mode and Silent mode
ATA6560-GBQW		Х	Х		Х	Standby mode and Silent mode
ATA6561-GAQW	Х			Х	Х	Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller
ATA6561-GBQW	Х		Х		Х	Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller
ATA6560-GAQW-N		Х		Х		Standby mode and Silent mode
ATA6560-GBQW-N		Х	Х			Standby mode and Silent mode
ATA6561-GAQW-N	Х			Х		Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller
ATA6561-GBQW-N	Х		Х			Standby mode, VIO - pin for compatibility with 3.3V and 5V microcontroller

Note: For ordering information, see the Product Identification System section.

Functional Block Diagram



1.0 FUNCTIONAL DESCRIPTION

The ATA6560/1 is a stand-alone, high-speed CAN transceiver, compliant with the ISO 11898-2 and ISO 11898-5 standards. It provides a very low current consumption in Standby mode and wake-up capability via the CAN bus. There are two versions available, only differing in the function of pin 5:

 ATA6560: Pin 5 is the control input for Silent mode NSIL, allowing the ATA6560 to only receive data and not send data via the bus. The output driver stage is disabled. The VIO line and the VCC line are internally connected; this sets the signal levels of the TXD, RXD, STBY, and NSIL pins to levels compatible with 5V microcontrollers. ATA6561: Pin 5 is the VIO pin and should be connected to the microcontroller supply voltage. This allows direct interfacing to microcontrollers with supply voltages down to 3V and adjusts the signal levels of the TXD, RXD, and STBY pins to the I/O levels of the microcontroller. The I/O ports are supplied by the VIO pin.

1.1 Operating Modes

The ATA6561 supports three operating modes: Unpowered, Standby, and Normal. The ATA6560 has an additional Silent mode. These modes can be selected via the STBY and NSIL pin. See Figure 1-1 and Table 1-1 for a description of the operating modes.




FIGURE 1-1: Operating Modes.

TABLE 1-1: OPERATING MODES

Mode		Inputs	Outputs		
Mode	STBY	NSIL	TXD	CAN Driver Recessive Recessive Recessive	RXD
Unpowered	X ⁽³⁾	X ⁽³⁾	X ⁽³⁾	Recessive	Recessive
Standby	HIGH	X ⁽³⁾	X ⁽³⁾	Recessive	Active ⁽⁴⁾
Silent (only for ATA6560)	LOW	LOW	X ⁽³⁾	Recessive	Active ⁽¹⁾
Normal	LOW	HIGH ⁽²⁾	LOW	Dominant	LOW
	LOW	HIGH ⁽²⁾	HIGH	Recessive	HIGH

- Note 1: LOW if the CAN bus is dominant, and HIGH if the CAN bus is recessive.
 - 2: Internally pulled up if not bonded out.
 - 3: Irrelevant.
 - **4:** Reflects the bus only for wake-up.

1.1.1 NORMAL MODE

A low level on the STBY pin, together with a high level on pins TXD and NSIL, selects the Normal mode. In this mode, the transceiver can transmit and receive data via the CANH and CANL bus lines (see the "Functional Block Diagram"). The output driver stage is active and drives data from the TXD input to the CAN bus. The High-Speed Comparator (HSC) converts the analog data on the bus lines into digital data, which is output to pin RXD. The bus biasing is set to $V_{VCC}/2$, and the undervoltage monitoring of VCC is active.

The slope of the output signals on the bus lines is controlled and optimized to ensure the lowest possible EME.

To switch the device to a normal operating mode, set the STBY pin to low and the TXD and NSIL pins (if applicable) to high (see Table 1-1, Figure 1-2, and Figure 1-3). Both the STBY and the NSIL pins provide a pull-up resistor to VIO, thus ensuring defined levels if the pins are open.

The device cannot enter the Normal mode as long as the TXD is at ground level. ATA6560 only switches to the Normal mode when all inputs are set accordingly.




FIGURE 1-2: Switching from Standby Mode to Normal Mode (NSIL = High).




FIGURE 1-3: Switching from Silent Mode to Normal Mode.

1.1.2 SILENT MODE (ONLY FOR THE ATA6560)

A low level on the NSIL pin (available on pin 5) and on the STBY pin selects the Silent mode. This receive-only mode can be used to test the connection of the bus medium. In the Silent mode, the ATA6560 can still receive data from the bus, but the transmitter is disabled and therefore no data can be sent to the CAN bus. The bus pins are released to recessive state. All other IC functions, including the HSC, continue to operate as they do in the Normal mode. The Silent mode can be used to prevent a faulty CAN controller from disrupting all network communications.

1.1.3 STANDBY MODE

A high level on the STBY pin selects the Standby mode. In this mode, the transceiver cannot transmit or correctly receive data via the bus lines. The transmitter and the HSC are switched off to reduce current consumption, and only the low-power Wake-Up Comparator (WUC) monitors the bus lines for a valid wake-up signal. A signal change on the bus from "Recessive" to "Dominant," followed by a dominant state longer than t_{wake} , switches the RXD pin to low to signal a wake-up request to the microcontroller.

In the Standby mode, the bus lines are biased to ground to reduce current consumption to a minimum. The WUC monitors the bus lines for a valid wake-up signal. When the RXD pin switches to low to signal a wake-up request, a transition to the Normal mode is not triggered until the microcontroller forces back the STBY pin to low. A bus dominant time-out timer prevents the device from generating a permanent wake-up request by switching the RXD pin to high.

For ATA6560 only: If the NSIL input pin is set to low in the Standby mode, the internal pull-up resistor causes an additional quiescent current from VIO to GND. Microchip recommends setting the NSIL pin to high in the Standby mode.

1.2 Fail-Safe Features

1.2.1 TXD DOMINANT TIME-OUT FUNCTION

A TXD dominant time-out timer is started when the TXD pin is set to low. If the low state on the TXD pin persists for longer than $t_{to(dom)TXD}$, the transmitter is disabled, releasing the bus lines to a recessive state. This function prevents a hardware failure, software application failure, or both from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when the TXD pin is set to high (\geq 4 µs).

1.2.2 INTERNAL PULL-UP STRUCTURE AT TXD, NSIL, AND STBY INPUT PINS

The TXD, STBY, and NSIL pins have an internal pull-up to VIO. This ensures a safe, defined state in case one or all of these pins are left floating. Pull-up currents flow in these pins in all states, meaning all pins should be in a high state during the Standby mode to minimize the current consumption.

1.2.3 UNDERVOLTAGE DETECTION ON PINS VCC AND VIO

If V_{VCC} or V_{VIO} drops below their respective undervoltage detection levels ($V_{uvd(VCC)}$ and $V_{uvd(VIO)}$, see **Section 2.0** "Electrical Characteristics"), the transceiver switches off and disengages from the bus until V_{VCC} and V_{VIO} have recovered. The low-power WUC is only switched off during a VCC or VIO undervoltage. The logic state of the STBY pin is ignored until the VCC voltage or the VIO voltage has recovered.

1.2.4 BUS WAKE-UP TIME-OUT FUNCTION

In the Standby mode, a bus wake-up time-out timer is started when the CAN bus changes from recessive to dominant state. If the dominant state on the bus persists for longer than t_{to_bus} , the RXD pin is switched to high. This function prevents a clamped dominant bus (due to a bus short circuit or a failure in one of the other nodes on the network) from generating a permanent wake-up request. The bus wake-up time-out timer is reset when the CAN bus changes from dominant to recessive state.

1.2.5 OVERTEMPERATURE PROTECTION

The output drivers are protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature, T_{Jsd} , the output drivers are disabled until the junction temperature drops below T_{Jsd} and pin TXD is at a high level again. The TXD condition ensures that output driver oscillations due to temperature drift are avoided.




FIGURE 1-4: Release of Transmission After Overtemperature Condition.

1.2.6 SHORT-CIRCUIT PROTECTION OF THE BUS PINS

The CANH and CANL bus outputs are short-circuit protected, either against GND or a positive supply voltage. A current-limiting circuit protects the transceiver against damage. If the device heats up due to a continuous short on CANH or CANL, the internal overtemperature protection switches the bus transmitter off.

1.2.7 RXD RECESSIVE CLAMPING

This fail-safe feature prevents the controller from sending data on the bus if its RXD line is clamped to high (for example, recessive). That is, if the RXD pin cannot signal a dominant bus condition (for example, because it is shorted to VCC), the transmitter within the ATA6560/1 is disabled to avoid possible data collisions on the bus. In Normal and Silent modes (only for the ATA6560), the device permanently compares the state of the HSC to the state of the RXD pin.

If the HSC indicates a dominant bus state for more than t_{RC_det} , without the RXD pin doing the same, a recessive clamping situation is detected and the device is forced into the Silent mode. This Fail-Safe mode is released by entering either the Standby or the Unpowered mode or if the RXD pin is showing a dominant (for example, low) level again.




FIGURE 1-5: RXD Recessive Clamping Detection.

1.3 Pin Description


The descriptions of the pins are listed in Table 1-2.

TABLE 1-2: PIN FUNCTION TABLE


ATA	6560	ATA	6561	Cumbal	Decembries				
SOIC8	VDFN8	SOIC8	VDFN8	Symbol	Description				
1	1	1	1	TXD	Transmit Data Input				
2	2	2	2	GND	Ground Supply				
3	3	3	3	VCC	Supply Voltage				
4	4	4	4	RXD	Receive Data Output; reads out data from the bus lines				
_		5	5	VIO	Supply Voltage for the I/O Level Adapter; the VIO and VCC lines are internally connected				
5	5	_	_	NSIL	Silent Mode Control Input (low active)				
6	6	6	6	CANL	Low-Level CAN Bus Line				
7	7	7	7	CANH	High-Level CAN Bus Line				
8	8	8	8	STBY	Standby Mode Control Input				
_	9	_	9	EP	Exposed Thermal Pad; heat slug, internally connected to the GND pin				

1.4 **Typical Application**

ATA6560 Typical Application



ATA6561 Typical Application



Note 1: The size of this capacitor depends on the external voltage regulator used.

2: For the VDFN package, the heat slug must always be connected to GND.

2.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

DC Voltage at CANH, CANL (V _{CANH} , V _{CANL})	–27 to +42V
Transient Voltage at CANH, CANL (according to ISO 7637 part 2) (V _{CANH} , V _{CANL})	150 to +100V
DC Voltage on all other pins (V _X)	0.3 to +5.5V
ESD according to IBEE CAN EMC - Test specification following IEC 61000-4-2 — Pin CANH, CANL .	±8 kV
ESD (HBM following STM5.1 with 1.5 k Ω /100 pF) - Pins CANH, CANL to GND	±6 kV
Component-Level ESD (HBM according to ANSI/ESD STM5.1, JESD22-A114, AEC-Q100 (002)	±4 kV
CDM ESD STM 5.3.1	±750V
ESD Machine Model AEC-Q100-RevF(003)	±200V
Virtual Junction Temperature (T _{vJ})	40 to +150°C
Storage Temperature Range (T _{stg})	55 to +150°C

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

ATA6560/1 ELECTRICAL CHARACTERISTICS

Electrical Specifications: T_{vJ} = -40° C to +150°C; V_{VCC} = 4.5V to 5.5V; V_{VIO} = 2.8V to 5.5V; R_L = 60 Ω , C_L = 100 pF, unless otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply, Pin VCC					•	
Supply Voltage	V _{VCC}	4.5	_	5.5	V	
Supply Current in Silent Mode	I _{VCC_sil}	1.9	2.5	3.0	mA	Silent mode, V _{TXD} = V _{VIO}
Supply Current in Normal Mode	I _{VCC_rec}	2		5	mA	Recessive, V _{TXD} = V _{VIO}
	I _{VCC_dom}	20	50	70	mA	Dominant, V _{TXD} = 0V
Supply Current in Standby Mode	I _{VCC_STBY}	_	_	12	μΑ	$V_{VCC} = V_{VIO},$ $V_{TXD} = V_{NSIL} = V_{VIO}$
	I _{VCC_STBY}	_	7	_	μA	T _a = +25°C (Note 3)
Undervoltage Detection Threshold on Pin VCC	V _{uvd(VCC)}	2.75	_	4.5	V	
I/O Level Adapter Supply, Pin	VIO (only for t	he ATA6561	1)			
Supply Voltage on Pin VIO	V_{VIO}	2.8	_	5.5	V	
Supply Current on Pin VIO	I _{IO_rec}	10	80	250	μA	Normal and Silent modes Recessive, V _{TXD} = V _{VIO}
	I _{IO_rdom}	50	350	500	μA	Normal and Silent modes Dominant, V _{TXD} = 0V
	I _{IO_STBY}	_	_	1	μΑ	Standby mode
Undervoltage Detection Threshold on Pin VIO	V _{uvd(VIO)}	1.3	_	2.7	V	

- Note 1: This parameter is 100% correlation tested.
 - 2: This parameter is ensured by characterization on samples.
 - 3: This parameter is ensured by design.

ATA6560/1 ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: $T_{vJ} = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; $V_{VCC} = 4.5\text{V}$ to 5.5V; $V_{VIO} = 2.8\text{V}$ to 5.5V; $R_L = 60\Omega$, $R_L = 100$ pF, unless otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters Sym. Min. Typ. Max. Units Conditions							
	-	IVIIII.	ıyp.	IVIAX.	UIIIIS	Conditions	
Mode Control Input, Pin NSIL		107.14	I		.,	1	
High-Level Input Voltage	V _{IH}	0.7 x V _{VIO}	_	V _{VIO} + 0.3	V		
Low-Level Input Voltage	V _{IL}	-0.3		0.3 x V _{VIO}	V		
Pull-Up Resistor to VIO	R_{pu}	75	125	175	kΩ	$V_{STBY} = 0V, V_{NSIL} = 0V$	
High-Level Leakage Current	lι	– 2	_	+2	μA	$V_{STBY} = V_{VIO},$ $V_{NSIL} = V_{VIO}$	
CAN Transmit Data Input, Pin	TXD						
High-Level Input Voltage	V_{IH}	0.7 x V _{VIO}	_	$V_{VIO} + 0.3$	>		
Low-Level Input Voltage	V_{IL}	-0.3	_	$0.3 \times V_{VIO}$	V		
Pull-Up Resistor to VIO	R_{TXD}	20	35	50	kΩ	$V_{TXD} = 0V$	
High-Level Leakage Current	I _{TXD}	-2	_	+2	μΑ	Normal mode, V _{TXD} = V _{VIO}	
Input Capacitance	C _{TXD}	_	5	10	pF	Note 3	
CAN Receive Data Output, Pir		•					
High-Level Output Current	Іон	-8	_	-1	mA	Normal mode, $V_{RXD} = V_{VIO} - 0.4V$, $V_{VIO} = V_{VCC}$	
Low-Level Output Current	I _{OL}	2	_	12	mA	Normal mode, V _{RXD} = 0.4V, bus dominant	
Bus Lines, Pins CANH and CA	ANL						
Dominant Output Voltage	I _{IO}	2.75	3.5	4.5	V	$V_{TXD} = 0V,$ $t < t_{to(dom)TXD}$ pin CANH	
		0.5	1.5	2.25	V	$V_{TXD} = 0V,$ $t < t_{to(dom)TXD}$ pin CANL	
Transmitter Dominant Voltage Symmetry	V _{dom(TX)sym}	0.9 x V _{VCC}	_	1.1 x V _{VCC}	V	V _{dom(TX)sym} = V _{CANH} + V _{CANL} (Note 1)	
Bus Differential Output Voltage	V _{O(diff)bus}	1.5	_	3	V	$V_{TXD} = 0V,$ $t < t_{to(dom)TXD}$ $R_{L} = 45\Omega \text{ to } 65\Omega$	
		-50	_	+50	mV	V_{VCC} = 4.75V to 5.25V V_{TXD} = V_{VIO} , receive, no load	
Recessive Output Voltage	V _{O(rec)}	2	0.5 x V _{VCC}	3	V	Normal and Silent modes, V _{TXD} = V _{VIO} , no load	
		-0.1	_	+0.1	V	Standby mode, V _{TXD} = V _{VIO} , no load	

Note 1: This parameter is 100% correlation tested.

2: This parameter is ensured by characterization on samples.

3: This parameter is ensured by design.

ATA6560/1 ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: $T_{vJ} = -40^{\circ}C$ to $+150^{\circ}C$; $V_{VCC} = 4.5V$ to 5.5V; $V_{VIO} = 2.8V$ to 5.5V; $R_L = 60\Omega$, $C_L = 100$ pF, unless otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Differential Receiver Threshold Voltage	V _{th(RX)dif}	0.5	0.7	0.9	V	Normal and Silent modes (HSC), V _{cm(CAN)} = -27V to +27V
		0.4	0.7	1	V	Standby mode (WUC), V _{cm(CAN)} = -27V to +27V (Note 1)
Differential Receiver Hysteresis Voltage (HSC)	V _{hys(RX)dif}	50	120	200	mV	Normal and Silent modes (HSC), V _{cm(CAN)} = -27V to +27V (Note 1)
Dominant Output Current	I _{IO(dom)}	-100	_	–35	mA	$\begin{aligned} &V_{TXD} = 0V,\\ &t < t_{to(dom)TXD},\\ &V_{VCC} = 5V\\ &pin CANH, V_{CANH} = 0V \end{aligned}$
		35	_	100	mA	$V_{TXD} = 0V,$ $t < t_{to(dom)TXD},$ $V_{VCC} = 5V$ pin CANL, $V_{CANL} = 5V/40V$
Recessive Output Current	I _{IO(rec)}	- 5	_	+5	mA	Normal and Silent modes, V _{TXD} = V _{VIO} , no load, V _{CANH} = V _{CANL} = -27V to +32V
Leakage Current	I _{IO(rec)}	– 5	0	+5	μA	$V_{VCC} = V_{VIO} = 0V,$ $V_{CANH} = V_{CANL} = 5V$
Input Resistance	R _i	9	15	28	kΩ	
Input Resistance Deviation	ΔR _i	– 1	0	+1	%	Between V _{CANH} and V _{CANL}
Differential Input Resistance	R _{i(dif)}	19	30	56	kΩ	
	R _{i(dif)}	20	30	56	kΩ	T _{vJ} < +125°C
Common-Mode Input Capacitance	C _{i(cm)}	_	_	20	pF	Note 3
Differential Input Capacitance	C _{i(dif)}	_	_	10	pF	Note 3
Transceiver Timing, Pins CAN		and RXD,	see Figure	2-1 and Fig	gure 2-2	
Delay Time from TXD to Bus Dominant	t _{d(TXD-busdom)}	40	_	130	ns	Normal mode (Note 2)
Delay Time from TXD to Bus Recessive	t _{d(TXD-busrec)}	40	_	130	ns	Normal mode (Note 2)
Delay Time from Bus Dominant to RXD	t _{d(busdom-RXD)}	20	_	100	ns	Normal and Silent modes (Note 2)
Delay Time from Bus Recessive to RXD	t _{d(busrec-RXD)}	20	_	100	ns	Normal and Silent modes (Note 2)

Note 1: This parameter is 100% correlation tested.

^{2:} This parameter is ensured by characterization on samples.

^{3:} This parameter is ensured by design.

ATA6560/1 ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: $T_{vJ} = -40^{\circ}C$ to +150°C; $V_{VCC} = 4.5V$ to 5.5V; $V_{VIO} = 2.8V$ to 5.5V; $R_L = 60\Omega$, $C_L = 100$ pF, unless otherwise; all voltages are defined in relation to ground; positive currents flow into the IC.

, ,						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Propagation Delay from TXD to RXD	t _{PD(TXD-RXD)}	40	_	210	ns	Normal mode, Rising edge at pin TXD
		40	_	200	ns	Normal mode, Falling edge at pin TXD
	t _{PD(TXD-RXD)}	ı	_	300	ns	Normal mode, Rising edge at pin TXD $R_L = 120\Omega$, $C_L = 200 \text{ pF (Note 3)}$
		ı	_	300	ns	Normal mode, Falling edge at pin TXD $R_L = 120\Omega$, $C_L = 200pF$ (Note 3)
TXD Dominant Time-Out Time	t _{to(dom)} TXD	8.0	_	3	ms	V _{TXD} = 0V, Normal mode
Bus Wake-Up Time-Out Time	t _{to_bus}	0.8	_	3	ms	Standby mode
Minimum Dominant/Recessive Bus Wake-Up Time	t _{wake}	0.75	3	5	μs	Standby mode
Delay Time for Standby Mode to Normal Mode Transition	t _{del(stby-norm)}	_	_	47	μs	Falling edge at pin STBY NSIL = HIGH
Delay Time for Normal Mode to Standby Mode Transition	t _{del(norm-stby)}		_	5	μs	Rising edge at pin STBY NSIL = HIGH (Note 3)
Delay Time for Normal Mode to Silent Mode Transition	t _{del(norm-sil)}	_	_	10	μs	Falling edge at pin NSIL STBY = LOW (Note 3)
Delay Time for Silent Mode to Normal Mode Transition	t _{del(sil-norm)}	_	_	10	μs	Rising edge at pin NSIL STBY = LOW (Note 3)
Delay Time for Silent Mode to Standby Mode Transition	t _{del(sil-stby)}		_	5	μs	Rising edge at pin STBY NSIL = LOW (Note 3)
Delay Time for Standby Mode to Silent Mode Transition	t _{del(stby-sil)}	_	_	47	μs	Rising edge at pin STBY NSIL = LOW (Note 3)
Debouncing Time for Recessive Clamping State Detection	t _{RC_det}		90	_	ns	V _(CANH-CANL) > 900 mV RXD = HIGH (Note 3)
Transceiver Timing for higher	Bit Rates, Pin	s CANH, C	ANL, TXD, a	and RXD, s	ee Figure	e 2-1 and Figure 2-3
Recessive Bit Time on Pin RXD	t _{Bit(RXD)}	400	_	550	ns	Normal mode, t _{Bit(TXD)} = 500 ns (Note 3)
		120	_	220	ns	Normal mode, t _{Bit(TXD)} = 200 ns

Note 1: This parameter is 100% correlation tested.

2: This parameter is ensured by characterization on samples.

3: This parameter is ensured by design.

Temperature Specifications

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
8-Lead SOIC						
Thermal Resistance Virtual Junction to Ambient	R _{thvJA}	_	145	_	K/W	
Thermal Shutdown of Bus Drivers	T _{Jsd}	150	175	195	°C	
8-Lead VDFN						
Thermal Resistance Virtual Junction to Heat Slug	R _{thvJC}	_	10	_	K/W	
Thermal Resistance Virtual Junction to Ambient, where Heat Slug is Soldered to PCB According to JEDEC	R _{thvJA}	_	50	_	K/W	
Thermal Shutdown of Bus Drivers	T_Jsd	150	175	195	°C	




FIGURE 2-1: Timing Test Circuit for the ATA6560/1 CAN Transceiver.




FIGURE 2-2: CAN Transceiver Timing Diagram.




FIGURE 2-3: CAN Transceiver Timing Diagram for Loop Delay Symmetry.


3.0 PACKAGING INFORMATION

3.1 Package Marking Information


8-Lead SOIC



Example ATA6560



Example ATA6561



8-Lead 3 x 3 mm VDFN




Example ATA6560




Example ATA6561



Example ATA6560 Industrial type



Example ATA6561 Industrial type



Legend: XX...X

Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (@3)

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



Microchip Technology Drawing No. C04-057-OA Rev D Sheet 1 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	ı	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff	A1	0.10 - 0.2			
Overall Width	Е	6.00 BSC			
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-OA Rev D Sheet 2 of 2

8-Lead Plastic Small Outline (OA) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Dimension Limits			MAX	
Contact Pitch	Е	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-OA Rev B

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



Microchip Technology Drawing C04-21358 Rev B Sheet 1 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



	Units			MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX			
Number of Terminals	N		8				
Pitch	е		0.65 BSC				
Overall Height	Α	0.80	0.85	0.90			
Standoff	A1	0.00	0.00 0.03				
Terminal Thickness	A3	0.203 REF					
Overall Length	D		3.00 BSC				
Exposed Pad Length	D2	2.30	2.40	2.50			
Overall Width	Е		3.00 BSC				
Exposed Pad Width	E2	1.50	1.60	1.70			
Terminal Width	b	0.25	0.30	0.35			
Terminal Length	L	0.35	0.40	0.45			
Terminal-to-Exposed-Pad	K	0.20	-	-			
Wettable Flank Step Cut Depth	A4	0.10	0.13	0.15			
Wettable Flank Step Cut Width	E3	-	-	0.04			

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21358 Rev B Sheet 2 of 2

8-Lead Very Thin Plastic Dual Flat, No Lead Package (Q8B) - 3x3 mm Body [VDFN] With 2.40x1.60 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging.



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	0.65 BSC		
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			2.50
Contact Pad Spacing	С		3.00	
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.80
Contact Pad to Center Pad (X8)	G1	0.20		
Contact Pad to Contact Pad (X6)	G2	0.20		
Pin 1 Index Chamfer	СН	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23358 Rev B

APPENDIX A: REVISION HISTORY

Revision A (April 2018)

- · Original release of this document.
- This document replaces Atmel 9288J-AUTO-04/15.
- · Added Industrial types.
- Added table ATA6560/1 Family Members.

ATA6560/1

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

			rx(1)		v	Ex	amp	les:	
PART NO XX Device Pack			[X] ⁽¹⁾ and Reel Option	Package Directives Classification	X Device Variant	a)	ATA	6560-GAQW:	ATA6560, 8-Lead SOIC, Qualified according to AEC-Q100, Tape and Reel, Package according to RoHS
Device:	ATA	.6560/		-Speed CAN Transceive e – CAN FD Ready	er with Standby	b)	ATA	5560-GBQW:	ATA6560, 8-Lead VDFN, Qualified according to AEC-Q100, Tape and Reel, Package according to RoHS
Package:	GA GB	=	8-Lead SO 8-Lead VDI	FN		c)	ATA	5561-GAQW:	ATA6561, 8-Lead SOIC, Qualified according to AEC-Q100, Tape and Reel Package according to RoH
Tape and Reel Option: Package	Q W	=		expected and Reel coording to RoHS ⁽²⁾		d)	ATA	6561-GBQW:	ATA6561, 8-Lead VDFN, Qualified according to AEC-Q100, Tape and Reel Package according to RoH
Directives Classification: Device Variant	N	=	Č	ant N (Industrial type)		e)	ATA	6560-GAQW-N:	ATA6560, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Industrial type
Device variant			Device van	ant iv (muusulai type)		f)	ATA	6560-GBQW-N:	ATA6560, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Industrial type
						g)	ATA	6561-GAQW-N:	ATA6561, 8-Lead SOIC, Tape and Reel, Package according to RoHS, Industrial type
						h)	ATA	9561-GBQW-N:	ATA6561, 8-Lead VDFN, Tape and Reel, Package according to RoHS, Industrial type
						Not	re 1:	catalog part num used for ordering the device packs Sales Office for p and Reel option. RoHS compliant of 0.09% (900 pl Chlorine (Cl) and total Bromine (B	dentifier only appears in the liber description. This identifier g purposes and is not printed or ge. Check with your Microchip backage availability with the Tap (maximum concentration value orn) for Bromine (Br) and dless than 0.15% (1500 ppm) r) and Chlorine (Cl) in any laterial. Maximum concentration

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-2875-6



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Fax: 317-773-5453 Tel: 317-536-2380 Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270 Canada - Toronto

Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

<u>ATA6560-GAQW</u> <u>ATA6561-GBQW</u> <u>ATA6560-GBQW</u> <u>ATA6561-GAQW</u> <u>ATA6561-GAQW-N</u> <u>ATA6560-GAQW-N</u> ATA6560-GBQW-N