{"payload":{"header_redesign_enabled":false,"results":[{"id":"390028173","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"mnmhdanas/SPI-protocol","hl_trunc_description":"SPI is a synchronous, full duplex master-slave-based interface. The data from the master or the slave is synchronized on the rising or fa…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":390028173,"name":"SPI-protocol","owner_id":87904882,"owner_login":"mnmhdanas","updated_at":"2021-07-31T13:43:45.066Z","has_issues":true}},"sponsorable":false,"topics":["spi-interface","verilog","spi","vlsi","digital-design","spi-protocol"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":75,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amnmhdanas%252FSPI-protocol%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/mnmhdanas/SPI-protocol/star":{"post":"npHUdIBnJ1Gzan33g6-qO5_dELO8KBjrWre42qlCW9YQEYLC7IvyAOZeLfJFzCF7ulmR0PyPyOVj6bx1IROLcQ"},"/mnmhdanas/SPI-protocol/unstar":{"post":"E6dmHEzYLFYnYjOU8ue6xj3CsrV-hf-oeDEAREswDYSLPD0iVLIlFqiGfFwY72O0Nnm6xqyy-XAwz5IZlP4ACg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"hymaYJHVzoPSE04G2j_qSHaCC8QFGcXbMQ1F2oP9KmGtrG9QrtNUgOlc4UKHJKbBwMh_uKDU4F-oWKZsh9-l2g"}}},"title":"Repository search results"}