68000 Interface Timing Diagrams

Outline

- 68000 Read Cycle
- **68000** Write Cycle

Goal

- Understand 68000 bus cycles
- Learn how to attach memory, peripherals to CPU

Reading


- Microprocessor Systems Design, Clements, Ch. 4


68000 Read Cycle


- 68000 read word from memory
- 68000 acts as bus master
 - initiates read
- Memory acts as bus slave
 - responds to master requests
- Memory-mapped I/O
 - "memory" can really be peripheral device
- Interlocked handshaking between master and slave
 - master uses R/~W, AS*, UDS*, LDS* to tell memory that address is present
 - slave uses DTACK* to tell CPU that data is ready
- A 68000 memory access takes a minimum of eight clock states numbered from clock states S0 to S7

Timing Diagrams

- Not to scale relationships more important
- Typically do not care about data/address signal values
- Do care about control signal values
- Voltage sensing
 - V_{ol} maximum logical zero voltage on output
 - V_{oh} minimum logical one voltage on output
 - V_{ii} maximum logical zero voltage on input
 - V_{ih} minimum logical one voltage on input
- Time delays measured from reference voltage
 - 50%, 10%, 90% of V_{dd}









Address Timing


- We are interested in when the 68000 generates a new address for use in the current memory access
- The next slide shows the relationship between the new address and the state of the 68000's clock







Address Timing

- Let's look at the sequence of events that govern the timing of the address bus
- The "old" address is removed in state S0
- The address bus is floated for a short time, and the CPU puts out a new address in state S1









Address and Address Strobe


- We are interested in the relationship between the time at which the address is valid and the time at which the address strobe, AS*, is asserted
- When AS* is active-low it indicates that the address is valid
- We now look at the timing of the clock, the address, and the address strobe






The Data Strobes

- The 68000 has two data strobes LDS* and UDS*.
 These select the lower byte or the upper byte of a word during a memory access
- To keep things simple, we will use a single data strobe, DS*
- The timing of DS* in a read cycle is the same as the address strobe, AS*




The Data Bus


- During a read cycle the memory provides the CPU with data
- The next slide shows the data bus and the timing of the data signal
- Note that valid data does not appear on the data bus until near the end of the read cycle




Analyzing the Timing Diagram

- We are going to redraw the timing diagram to remove clutter
- We aren't interested in the signal paths themselves, only in the relationship between the signals











Calculating the Access Time


- We need to calculate the memory's access time
- By knowing the access time, we can use the appropriate memory component
- Equally, if we select a given memory component, we can calculate whether its access time is adequate for a particular system

















Timing Example

- 68000 clock 8 MHz
- 68000 CPU
- 68000 CPU
- What is the minimum t_{acc}?
- $3 t_{CYC} = t_{CLAV} + t_{acc} + t_{DICL}$
- $375 = 70 + t_{acc} + 15$
- $t_{acc} = 290 \text{ ns}$

$$t_{CYC} = 125 \text{ ns}$$

$$t_{CLAV} = 70 \text{ ns}$$

$$t_{DICL} = 15 \text{ ns}$$

68000 Synch/Asynch System

- Timing spec references asynchronous signals for memory actions
- Spec references clock for CPU actions
 - CPU outputs change
 - CPU samples inputs
- Metastability
 - what if input changes at same time clock samples it?
 - violates setup and hold time specifications
 - » sometimes result is undefined
 - » sometimes spec says wait a clock cycle
 - in practice input logic can go into metastable state
 - » in between 0 and 1
 - » cause other logic to fail
 - design to avoid this situation

68000 Connected to 6116P-6 SRAM

Features

- address decoder to select RAM
 - » 4KB block aligned to 4KB boundary
- use chip select for byte read/write
- optionally delay DTACK

Chip select

Inputs				Outputs		Operation
AS*	RAMCS*	UDS*	LDS*	CS2*	CS1*	-
1	X	X	X	1	1	Noop
X	1	X	X	1	1	Noop
0	0	0	0	0	0	Word
0	0	0	1	0	1	Upper byte
0	0	1	0	1	0	Lower byte
0	0	1	1	1	1	Noop

Read Cycle Calculations

- Relate 68000 timing diagram to 6116P diagram
- Memory access
 - S0 fall to S6 fall = 3 x t_{CYC}
 - address becomes valid (t_{CLAV}), memory accessed (t_{AA}), data setup (t_{DICL})
 - total memory address access time = $t_{CLAV} + t_{AA} + t_{DICL}$
- Memory read for 8 MHz 68000
 - $-3 \times t_{CYC} > t_{CLAV} + t_{AA} + t_{DICL}$
 - $t_{AA} < 3 \times t_{CYC} t_{CLAV} t_{DICL}$
 - $t_{AA} < 3 \times 125 70 15 = 290 \text{ ns}$
 - 6116P has t_{AA} < 200 ns, so zero wait states
- Memory read for 12.5 MHz 68000
 - $t_{AA} < 3 \times 80 55 10 = 175 \text{ ns}$
 - need to add a wait state

Read Cycle Calculations (cont.)

Data hold time

- t_{SHDI} > 0 ns from rising AS*
- address does not change until rising S0
- rising AS*/UDS*/LDS* deselects chip
- deselect to floating $(t_{CHZ}) > 0$ ns
- gate delays ensure spec

Chip select/deselect time

- CS* from AS*, RAMCS*, USD*/LDS*
- if address decode < 30 ns, then CS* one gate delay after AS*
- CS* to driver on < 15 ns, long before data available
- data bus floated $t_{CLSH} + t_{GATE} + t_{CHZ}$ after S7 starts
 - » if $t_{GATE} = 10$ ns, bus floats 70 + 10 + 60 = 140 ns after S7
- S7, S0 = 62.5 ns, bus could float 15 ns into S1
- okay since next access in S2

68000 Write Cycle

- Similar to read cycle
- Difference
 - CPU puts data on data bus early in bus cycle
 - UDS*/LDS* not asserted until data on bus
 - R/~W is set low
 - » most memory needs address stable before this
 - memory/peripheral reads data
 - » can use UDS*/LDS* to latch data into memory
- Timing requirements
 - typically write cycle specs can be easily met
 - memories write faster than they read
 - » big driver to little cell vs. little cell to big load

Read-Modify-Write Cycle

Used for indivisible operations

- locks, semaphores, monitors
- TAS test and set
- CAS/CAS2 compare and swap

• 68000

- keeps address strobe low
- address bus value same for read and write
- strobes data for read and write
- set R/~W high, then low

68040 & ColdFire Timing

- Synchronous bus
 - I/O devices and memory also referenced to clock
- Much simpler timing
- Many fewer clock cycles per bus transaction
 - Everything referenced to clock
- See Section 7.5
- See ColdFire User's Manual pg. 17-10