## Mahmoud Mostafa 20146226 Karim Mohamed 20146321Team:

| SWI                                |                    | 10 |   |
|------------------------------------|--------------------|----|---|
| B/BL                               |                    | 10 |   |
| Barrel Shifter                     | Immediate          | 10 |   |
|                                    | Shifted Register – | 10 |   |
|                                    | 5 bit Shift        |    |   |
|                                    | Shifted Register – |    | Incorrect Sign checking in case of ASR            |
|                                    | Bottom byte of     | 10 |   |
|                                    | another register   |    |   |
| Conditional Execution              |                    | 0  | Not implemented                                   |
| Data Processing<br>Instruction     | ADD, ADDC          | 10 | Not all instruction are implemented, however      |
|                                    |                    |    | updating the N,Z,V,C status flags are implemented |
|                                    |                    |    | in case of Set Status flag is 1                   |
|                                    | TST, TEQ, CMP      | 0  | Not implemented                                   |
|                                    | and CMN            |    |   |
| MUL and MULA                       |                    | 10 | Perfect   |
| Single Data Transfer               |                    | 10 | However this part of the code not well organized  |
| These marks are not set to be      |                    |    | You can't be compared by any other than Linus,    |
| summed up. i.e. larger sum doesn't |                    |    | Ritchie and Stroustrup. Just keep working hard    |
| indicate better implementation     |                    |    | don't settle.                                     |