## Abdelrahman Soliman & Abdallah Azayem Team:

SWI		10	
B/BL		10	
Barrel Shifter	Immediate	10	
	Shifted Register –	10	
	5 bit Shift		
	Shifted Register –		
	Bottom byte of	10	
	another register		
Conditional Execution		10	
Data Processing Instruction	ADD, ADDC	10	
	TST, TEQ, CMP	10	
	and CMN		
MUL and MULA		10	
Single Data Transfer		10	
These marks are not set to be			It's your hard work, passion and curiosity that drives
summed up. i.e. larger sum doesn't			you towards perfection. Always "stay hungry stay
indicate better implementation			foolish".