Hassan & Sameh Team:

SWI		10	
B/BL		10	
Barrel Shifter	Immediate	9	Rotate is incorrect
	Shifted Register –	9	Rotate Right Extended function not implemented
	5 bit Shift		
	Shifted Register –		Least Significant byte not obtained
	Bottom byte of	8	
	another register		
Conditional Execution		10	
Data Processing Instruction	ADD, ADDC	9	Set Status Flags not checked correctly.
	TST, TEQ, CMP	8	No implementation of C, V flags updating
	and CMN	8	
MUL and MULA		9	Excellent except you forget to update the status flags
Single Data Transfer			No distinguish between load word or byte.
		7	No little endian implementation.
			No Barrel shifter on the Base address.
These marks are not set to be			Genius solutions, and smart coding all around.
summed up. i.e. larger sum doesn't			
indicate better implementation			