## Dasignment-3

I Design a combinational circuit for a gray to BCD code using car standard logic gates, (b) decoder, (c) 5 to 1 multiplexer and (d)


4 to 1 multiplexix ON Input Output Gray BCD 93 9, 9, 90 B3 B2 B1 B4 0 0 0 0 0 0 1 0 0 0 0 0

 $n = u \Rightarrow 2^n rows$   $\Rightarrow 2^u = 16 rows$ In B(D, D - 9 are valid

thence 10-15 are considered as


10-15 are Invalid.

K-map for F2




E2 - G3 G2 + G; G1


k-map for B3




K-Map for Bi




: . B1 = G291 + G3 G2 G4





chi Using Decoder



idy lovered Axx workely brath

(2) An 8 to 1 mux has inputs  $A_1B_1$  and C connected to selection thus  $S_2$ ,  $S_1$  and  $S_2$  respectively. The data inputs  $S_3$  is in a connected on  $S_4$  in  $S_4$  in

Inpuh			Outputs	
	·B	0	F	
0	0 0	00	0	70 = D
00	0 0	10	0 1	3, = 0
0	1	00	0	T <sub>L</sub> = 0
1001-7	1	10	13 1	.73 = 1
1	00	01	0	14 = D
1	00	10	1	7g - 1
1	1	0 0	0	_ 26 = D'
1	1	10	0	34 - 0

AB	60	.01	11	10
00	O	W	0	0
61	0	Đ.	0	D
11	1	0	0	D
10	0	1	F	D
		1 1		- 1

F(A1B,(10) = ABCO +BCD +ABC +ABC

y Dallas Panels etc.

18, 151 using a decoder and external gates and the 8 to 1 MUX

Number	4	В	c	D	F
0	0	. 0	0	0	0
	0	. 0	0	1	1
2	0	0		0	0
Э	0	0	,	1	1
4	0	1	0	0	1
5	0	1	0	V	0
6	0	١.		0	0
7	0	1	1	(	0
8		0	0	0	0
9	1	0	ó	. 1	0
10		0	1	0	0
"	1	0	- 1	1	1
12	1	1	0	0	
13	1	1	0	1	1
14	1	1	1	0	0
15	11	1	1	1	1

No-of Selection input lives in 8x1 MUV 8x1 => 27x1

No. of selection input = 3 (52,51,50)


No. of Input variable = no of selection variable

16,

4 1 3

ABC - Selection input.

0 - input variable



(a) Using a decoder

