

SPI Slave with Single Port RAM



Mohamed Atef Yousef Moawad Ahmed Tarek Abdallah Mohamed Mohamed Mahmoud Mohamed

QuestaSim snippet




```
----- Test Case 1 -----
# Master Operation: Transmitting Write Address:
# Master TX Started. Control Bits: 000, Transmitted Data: 00100100
# Master TX Completed.
#
# Master Operation: Transmitting Write Data: 129
# Master TX Started. Control Bits: 001, Transmitted Data: 10000001
# Master TX Completed.
# Master Operation: Transmitting Read Address: 36
# Master TX Started. Control Bits: 110, Transmitted Data: 00100100
# Master TX Completed.
#
# Master Operation: Receiving Read data
# Master RX Started. Control Bits: 111
# Master RX Completed. Received Data: 129
# [MATCH] Addr = 36, Expected = 129, Received = 129
#
# ------ Test Case 2 ------
# Master Operation: Transmitting Write Address:
# Master TX Started. Control Bits: 000, Transmitted Data: 00001001
# Master TX Completed.
#
```

```
# Master Operation: Transmitting Write Data: 99
# Master TX Started. Control Bits: 001, Transmitted Data: 01100011
# Master TX Completed.
#
# Master Operation: Transmitting Read Address: 9
# Master TX Started. Control Bits: 110, Transmitted Data: 00001001
# Master TX Completed.
#
# Master Operation: Receiving Read data
# Master RX Started. Control Bits: 111
# Master RX Completed. Received Data: 99
#
# [MATCH] Addr = 9, Expected = 99, Received = 99
```


```
(* fsm encoding = "sequential" *)
```

Elaboration

"Messages" tab



Schematic snippet




Synthesis


Synthesis report

```
synth_1_synth_synthesis_report_0 - synth_1
S:/data/IC Diploma/Design part/project_1/project_1.runs/synth_1/SPI_Wrapper.vds
Q | \blacksquare | \leftarrow | \rightarrow | X | \blacksquare | \blacksquare | \times | // | \blacksquare | \Omega
107 : -----
109
                     CHK_CMD
                                                            001 I
                                                                                               001
                       WRITE |
                                                            010 |
                                                                                               010
                   READ ADD |
                                                            100 I
                                                                                               011
114 INFO: [Synth 8-3354] encoded FSM with state register 'state_crnt_reg' using encoding 'sequential' in module 'SPI_Slave'
116 Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 755.738 ; gain = 498.422
119 Report RTL Partitions:
121 | |RTL Partition |Replication |Instances |
```


"Messages" tab




Schematic snippet



Timing report




Critical path




Implementation


"Messages" tab



Utilization report




Timing report




 $WNS = 1.449 \, ns$

Device snippet




Bitstream Generation




```
(* fsm encoding = "gray" *)
```

Elaboration

"Messages" tab



Schematic snippet




Synthesis


Synthesis report

```
synth_1_synth_synthesis_report_0 - synth_1
S:/data/IC Diploma/Design part/project_1/project_1.runs/synth_1/SPI_Wrapper.vds
Q | III | ← | → | X | E | III | X | // | III | ♀
97 INFO: [Synth 8-802] inferred FSM for state register 'state_crnt_reg' in module 'SPI_Slave'
98 INFO: [Synth 8-5544] ROM "read_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
99 INFO: [Synth 8-5544] ROM "read_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
100 INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
101 INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
102 INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
103 INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
104 INFO: [Synth 8-5544] ROM "addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
107 : -----
109
                                           CHK_CMD
                                                                                                                            001 I
                                                                                                                                                                                                   001
                                               WRITE |
                                                                                                                            011 |
                                                                                                                                                                                                  010
                                         READ ADD |
                                                                                                                           111 |
                                                                                                                                                                                                  011
114 INFO: [Synth 8-3354] encoded FSM with state register 'state_crnt_reg' using encoding 'gray' in module 'SPI_Slave'
116 Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 757.070 ; gain = 499.547
119 Report RTL Partitions:
121 | |RTL Partition |Replication |Instances |
```


"Messages" tab




Schematic snippet



Timing report




Critical path




Implementation


"Messages" tab



Utilization report




Timing report




 $WNS = 1.408 \, ns$

Device snippet




Bitstream Generation




```
(* fsm_encoding = "one_hot" *)
```

Elaboration

"Messages" tab



Schematic snippet




Synthesis


Synthesis report

```
synth_1_synth_synthesis_report_0 - synth_1
S:/data/IC Diploma/Design part/project_1/project_1.runs/synth_1/SPI_Wrapper.vds
Q | III | ← | → | X | E | III | X | // | III | ♀
100 INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
101 INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
102 INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
103 INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
104 INFO: [Synth 8-5544] ROM "addr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
105
                                  State |
                                                                           New Encoding |
                                                                                                                        Previous Encoding
                                                                                      00001 I
                                                                                                                                          00000
108
                                   IDLE |
                               CHK_CMD
                                                                                      00010
                                  WRITE |
                                                                                      00100 I
                                                                                                                                          00010
                            READ_DATA
                             READ_ADD |
                                                                                      10000 |
                                                                                                                                          00011
113 -
114 INFO: [Synth 8-3354] encoded FSM with state register 'state_crnt_reg' using encoding 'one-hot' in module 'SPI_Slave'
116 Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 763.254 ; gain = 506.441
118
121 | |RTL Partition |Replication |Instances |
125 Start RTL Component Statistics
```


"Messages" tab




Schematic snippet



Timing report




Critical path




Implementation


"Messages" tab



Utilization report




Timing report




 $WNS = 1.483 \, ns$

Device snippet



Bitstream Generation



The fsm encoding that achieved the highest positive setup slack is the one will achieve the highest frequency (* fsm_encoding = "one_hot" *)