Sequential Logic Design

1.

```
module ALSU
#(
    parameter INPUT_PRIORITY = "A",
                   // Determines priority in conflicts ("A" or "B")
    parameter FULL_ADDER = "ON"
                   // Enables carry-in for addition ("ON" or "OFF")
)(
    input wire clk,
    input wire rst,
    input wire [2:0] A, B,
    input wire [2:0] opcode,
    input wire cin,
    input wire serial_in,
    input wire red_op_A, red_op_B,
    input wire bypass_A, bypass_B,
    input wire direction,
    output reg [5:0] out,
    output reg [15:0] leds
);
always @(posedge clk or posedge rst) begin
   if (rst) begin
       out <= 6'b0;
       leds <= 16'b0;
   end else begin
       // Handle bypassing
        if (bypass_A || bypass_B) begin
           case ({bypass_A, bypass_B})
                2'b01: out <= {3'b000, B}; // Extend B to 6 bits
               2'b10: out <= {3'b000, A}; // Extend A to 6 bits
                2'b11: out <= (INPUT_PRIORITY == "A") ? {3'b000, A} : {3'b000, B};
            endcase
           leds <= 16'b0;
       end else begin
           case (opcode)
                3'b000: begin
                    case ({red_op_A, red_op_B})
                        2'b00: out <= A & B; // AND
                       2'b01: out <= &B;
                                            // Applying reduction operation on B
                        2'b10: out <= &A;
                                            // Applying reduction operation on A
                        2'b11: out <= (INPUT PRIORITY == "A") ? &A : &B;
                   endcase
                    leds <= 16'b0;
               end
```

```
3'b001: begin
                    case ({red_op_A, red_op_B})
                        2'b00: out <= A ^ B; // XOR
                        2'b01: out <= ^B; // Applying reduction operation on B
                        2'b10: out <= ^A; // Applying reduction operation on A
                        2'b11: out <= (INPUT_PRIORITY == "A") ? ^A : ^B;
                    endcase
                    leds <= 16'b0;
                end
                3'b010: begin
                    out <= FULL_ADDER == "ON" ? A + B + cin : A + B; // Addition
                    leds <= 16'b0;
                end
                3'b011: begin
                    out <= A * B; // Multiplication
                    leds <= 16'b0;
                end
                3'b100: begin
                    out <= direction ? {out[4:0], serial_in}</pre>
                                     : {serial_in, out[5:1]}; // Shift
                    leds <= 16'b0;
                end
                3'b101: begin
                    out <= direction ? {out[4:0], out[5]}</pre>
                                     : {out[0], out[5:1]}; // Rotate
                    leds <= 16'b0;
                end
                default: begin
                    leds <= ~leds; // Blink LEDs on invalid opcode
                    out <= 6'b0;
                end
            endcase
        end
    end
end
endmodule
```

```
module ALSU_tb;
  // Signals
  reg clk;
  reg rst;
  reg [2:0] A, B;
  reg [2:0] opcode;
  reg cin;
  reg serial_in;
  reg red_op_A, red_op_B;
  reg bypass_A, bypass_B;
  reg direction;
  wire [5:0] out;
  wire [15:0] leds;
  // DUT Instantiation
  ALSU DUT (
    .clk(clk),
    .rst(rst),
    .A(A),
    .B(B),
    .opcode(opcode),
    .cin(cin),
    .serial_in(serial_in),
    .red_op_A(red_op_A),
    .red_op_B(red_op_B),
    .bypass_A(bypass_A),
    .bypass_B(bypass_B),
    .direction(direction),
    .out(out),
    .leds(leds)
  );
  // Clock generation
  always #5 clk = ~clk;
  // Testbench logic
  initial begin
    // Initialize signals
    clk = 0;
    rst = 1;
    A = 0;
    B = 0;
    opcode = 0;
    cin = 0;
    serial_in = 0;
    red_op_A = 0;
    red_op_B = 0;
```


```
bypass_A = 0;
    bypass B = 0;
    direction = 0;
    // 2.1 Verify Asynchronous Reset Functionality
    @(negedge clk);
    if (out != 0 || leds != 0) $display("Reset failed!");
    // 2.2 Verify Bypass Functionality
    bypass_A = 1;
    bypass_B = 1;
    rst = 0;
    repeat(10) begin
        A = \$random;
        B = $random;
        opcode = $urandom range(0, 5);
        repeat(2) @(negedge clk);
        if (out != A || leds != 0)
            $display("Bypass Test Failed! A=%d, B=%d, Out=%d", A, B, out);
    end
    // 2.3 Verify opcode 0 Functionality
    bypass_A = 0;
    bypass_B = 0;
    opcode = 0;
    repeat(10) begin
        A = \$random;
        B = $random;
        red op A = $random;
        red_op_B = $random;
        repeat(2) @(negedge clk);
        casex ({red_op_A, red_op_B})
            2'b00: if (out != (A & B)) $display("Opcode 0 Test Failed! A=%d,
B=%d, Out=%d", A, B, out);
            2'b01: if (out != &B) $display("Opcode 0 Test Failed! A=%d, B=%d,
Out=%d", A, B, out);
            2'b1x: if (out != &A) $display("Opcode 0 Test Failed! A=%d, B=%d,
Out=%d", A, B, out);
        endcase
    end
    // 2.4 Verify opcode 1 Functionality
    opcode = 1;
    repeat(10) begin
        A = \$random;
        B = $random;
        red_op_A = $random;
        red_op_B = $random;
```

```
repeat(2) @(negedge clk);
        casex ({red op A, red op B})
            2'b00: if (out != (A ^ B)) $display("Opcode 0 Test Failed! A=%d,
B=%d, Out=%d", A, B, out);
            2'b01: if (out != ^B) $display("Opcode 0 Test Failed! A=%d, B=%d,
Out=%d", A, B, out);
            2'b1x: if (out != ^A) $display("Opcode 0 Test Failed! A=%d, B=%d,
Out=%d", A, B, out);
        endcase
    end
    // 2.5 Verify opcode 2 Functionality
    red_op_A = 0;
    red_op_B = 0;
    opcode = 2;
    repeat(10) begin
        A = \$random;
        B = $random;
        cin = $random;
        repeat(2) @(negedge clk);
        if (out !== (A + B + cin))
            $display("Opcode 2 Test Failed! A=%d, B=%d, Cin=%d, Out=%d", A, B,
cin, out);
    end
    // 2.6 Verify opcode 3 Functionality
    opcode = 3;
    repeat(10) begin
        A = $random;
        B = $random;
        repeat(2) @(negedge clk);
        if (out !== (A * B))
            $display("Opcode 3 Test Failed! A=%d, B=%d, Out=%d", A, B, out);
    end
    // 2.7 Verify opcode 3 Functionality
    opcode = 4;
    repeat(10) begin
        A = $random;
        B = $random;
        serial_in = $random;
        direction = $random;
        repeat(2) @(negedge clk);
    end
    // 2.7 Verify opcode 3 Functionality
    opcode = 5;
    repeat(10) begin
```

```
A = $random;
B = $random;
serial_in = $random;
direction = $random;
repeat(2) @(negedge clk);
end

// Finish Simulation
$display("All tests completed successfully!");
$finish;
end
```

endmodule




```
> run -all
# All tests completed successfully!


// run.do
vlib wrok

# Compile Design and Testbenches
vlog ALSU.v
vlog ALSU_tb.v


# Run Testbench 1 (DFF mode)
vsim -voptargs=+acc ALSU_tb
add wave *
run -all
quit
```


Elaborated Design:







Synthesis:












Implementation:



```
Constraints basys3.xdc
 D:/data/IC Diploma/lab4/lab4/lab4.srcs/constrs_1/imports/Downloads/Constraints_basys3.xdc
 ø
 161 create_debug_core u_ila_0 ila
  162 set property ALL_PROBE_SAME_MU true [get_debug cores u_ila_0]
  set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
 164 set property C_ADV_TRIGGER false [get debug_cores u_ila_0]
165 set property C_DATA_DEPTH 1024 [get debug cores u_ila_0]
 166 set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
167 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
  168 set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
 169 set property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
170 set_property port_width 1 [get_debug_ports u_ila_0/clk]
 171 connect_debug_port_u_ila_0/clk [get_nets [list_clk_IBUF_BUFG]]
172 set_property_PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports_u_ila_0/probe0]
             set_property port_width 3 [get_debug_ports u_ila_0/probe0]
 174 connect debug port u_ila_0/probe0 [get_nets [list (A_IBUF[0]) {A_IBUF[1]}] (A_IBUF[2])]]
175 create_debug_port u_ila_0 probe
176 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
          set property port_width 3 [get_debug_ports_u_ila_0/probe1]
 178 connect_debug_port u_ila_0/probe1 [get_nets [list {B_IBUF[0]} {B_IBUF[1]} {B_IBUF[2]}]]
 179 create_debug_port u_ila_0 probe
 180 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
 181 set_property port_width 3 [get_debug_ports u_ila_0/probe2]
 182 connect debug port u_ila_0/probe2 [get nets [list {opcode_IBUF[0]} {opcode_IBUF[1]} {opcode_IBUF[2]}]]
 183 create_debug_port u_ila_0 probe
 184 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
  set_property port_width 16 [get_debug_ports u_ila_0/probe3]
 186 connect_debug_port u_ila_0/probe3 [get_nets [list {leds_OBUF[0]} {leds_OBUF[1]} {leds_OBUF[2]} {leds_OBUF[3]} {leds_OBUF[4]} {leds_OBUF[4
```






```
module DSP
#(
    parameter OPERATION = "ADD" // OPERATION: take 2 values either "ADD" or
"SUBTRACT", Default value "ADD"
)(
    input wire clk,
    input wire rst_n,
    input wire [17:0] A,
    input wire [17:0] B,
    input wire [47:0] C,
    input wire [17:0] D,
    output reg [47:0] P
);
    localparam ADD = 1'b0, SUBTRACT = 1'b1;
    localparam OP_MODE = (OPERATION == "SUBTRACT") ? SUBTRACT : ADD;
    reg [17:0] first_add_sub_result;
    reg [35:0] multiplier_out;
    reg [47:0] second_add_sub_result;
    reg [17:0] A_r, A_rr;
    reg [17:0] B_r;
    reg [17:0] D_r;
    reg [47:0] C_r;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            A_r <= 18'b0;
            A_rr <= 18'b0;
            B_r <= 18'b0;
            D_r <= 18'b0;
            C_r <= 48'b0;
            first_add_sub_result <= 18'd0;</pre>
            multiplier_out <= 36'd0;</pre>
            second_add_sub_result <= 48'b0;</pre>
            P <= 48'b0;
        end else begin
            // register input ports
            A_r \leftarrow A;
            A_rr <= A_r;
            B_r <= B;
            D_r <= D;
            C_r <= C;
```

```
// Addition or Subtraction operation for first stage
            case (OP MODE)
                 ADD: first_add_sub_result <= D_r + B_r;
                 SUBTRACT: first add sub result <= D r - B r;
            endcase
            // Multiplication operation
            multiplier_out <= A_rr * first_add_sub_result;</pre>
            // Addition or Subtraction operation for second stage
            case (OP MODE)
                 ADD: second_add_sub_result <= multiplier_out + C_r;
                 SUBTRACT: second_add_sub_result <= multiplier_out - C_r;</pre>
            endcase
            // Pipeline stage
            P <= second_add_sub_result;</pre>
        end
    end
endmodule
module DSP_tb;
    reg clk;
    reg rst_n;
    reg [17:0] A;
    reg [17:0] B;
    reg [47:0] C;
    reg [17:0] D;
    wire [47:0] P;
    // Instantiate the DSP48A1_simplified module
    DSP uut (
        .clk(clk),
        .rst_n(rst_n),
        .A(A),
        .B(B),
        .C(C),
        .D(D),
        .P(P)
    );
    // Clock Generation
    always #5 clk = ~clk;
    initial begin
```

```
// Initialize inputs
        clk = 0;
        rst n = 0;
        A = 18'd0; B = 18'd0; C = 48'd0; D = 18'd0;
        // Apply reset
        #10 rst_n = 1;
        // Test Case 1: Simple Addition
        #10 A = 18'd5; B = 18'd3; C = 48'd10; D = 18'd2;
        // Test Case 2: Different Values
        #10 A = 18'd7; B = 18'd1; C = 48'd20; D = 18'd6;
        // Test Case 3: Edge Case - Maximum values
        #10 A = 18'h3FFFF; B = 18'h3FFFF; C = 48'hFFFFFFFFFFF; D = 18'h3FFFF;
        // Apply Delay
        #10 A = 18'd0; B = 18'd0; C = 48'd0; D = 18'd0;
        #50;
        // Test Case 4: Reset Condition
        #10 rst_n = 0;
        #10 rst_n = 1;
       // End simulation
       #50 $stop;
    end
endmodule
```



```
3.
module TDM_MUX (
    input wire clk,
    input wire rst,
    input wire [1:0] in0,
    input wire [1:0] in1,
    input wire [1:0] in2,
    input wire [1:0] in3,
    output reg [1:0] out
);
    reg [1:0] counter;
    always @(posedge clk or posedge rst) begin
        if (rst)
            counter <= 2'b00; // Reset to 0</pre>
        else
            counter <= counter + 2'b01; // Increment counter sequentially</pre>
    end
    always @(*) begin
        case (counter)
            2'b00: out = in0;
            2'b01: out = in1;
            2'b10: out = in2;
            2'b11: out = in3;
        endcase
    end
endmodule
module TDM_MUX_tb;
    reg clk;
    reg rst;
    reg [1:0] in0, in1, in2, in3;
    wire [1:0] out;
    // Instantiate the TDM_MUX module
    TDM_MUX uut (
        .clk(clk),
        .rst(rst),
        .in0(in0),
        .in1(in1),
        .in2(in2),
        .in3(in3),
        .out(out)
    );
```

```
// Clock generation
    always #5 clk = ~clk;
    initial begin
        // Initialize inputs
        clk = 0;
        rst = 1;
        in0 = 2'b00;
        in1 = 2'b00;
        in2 = 2'b00;
        in3 = 2'b00;
        // Apply reset
        #10 \text{ rst} = 0;
        repeat (1000) begin
            in0 = $random;
            in1 = $random;
            in2 = $random;
            in3 = $random;
            @(negedge clk);
            case (uut.counter)
                2'b00: if (out !== in0) begin
                             $display("Error at time %0t: Expected %b, got %b",
$time, in0, out);
                             $stop;
                         end
                2'b01: if (out !== in1) begin
                             $display("Error at time %0t: Expected %b, got %b",
$time, in1, out);
                             $stop;
                         end
                2'b10: if (out !== in2) begin
                             $display("Error at time %0t: Expected %b, got %b",
$time, in2, out);
                             $stop;
                         end
                2'b11: if (out !== in3) begin
                             $display("Error at time %0t: Expected %b, got %b",
$time, in3, out);
                             $stop;
                         end
            endcase
            $display("Test passed successfully!");
```

```
end
$stop;
end
```

endmodule

```
# Test passed successfully!
```