



COMPUTER ARCHITECTURE

Dr. Deyaa Ghazi

Assignment1: Memory, Registers, and ALU implementation

Team # 5

Moath Yousef AL-Tahrawi	2141099
Omar Tareq AL-Shamasneh	2139919
Mohammed AL-Tamimi	2042979
Abdullah Nasha'at	1937045
Ahmed Maen Barham	2330132

Introduction

This project involves designing a functioning computer architecture, by implementing a simplified computer system in Verilog.

In the 1st assignment, our objective is to implement a memory module, register modules, and an ALU that has multiple instructions.

Using Verilog simulation in modelsim, we will showcase the outputs in multiple scenarios to ensure the system is working properly and accurately as it should.

Memory implementation:

Memory unit code:


```
module memory
          # (
          parameter A = 12,
          parameter m = 16
          ) // parameters help editing the code if you want to change some values
          input clk,
          input [A-1:0] address,
          input [m-1:0] data in,
10
         input write enable,
11
          output reg [m-1:0] data out
12
          ); // the i/p and o/p in the memory unit
13
14
         localparam D = (1 << A);
15
          reg [m-1:0] mem [0:D-1];
16
          // parameterized memory array
17
18
         always @(posedge clk) begin
19
            if(address !=0) begin
              if (write_enable)
20
21
                   mem[address] <= data in; // write operation</pre>
22
                   data_out <= mem[address]; //read operation</pre>
23
24
          end
25
        end
      endmodule
```

Memory unit testbench:

```
`timescale lns / lps
 2
     module memory test();
       parameter A = 12;
 3
 4
       parameter m = 16;
 5
 6
       reg clk;
 7
        reg [A-1:0] address;
 8
       reg [m-1:0] data in;
9
       reg write enable;
10
        wire [m-1:0] data out;
11
12
        // Instantiate the memory module
13
        memory memory test inst (
14
          .clk(clk),
15
          .address(address),
16
          .data in(data in),
17
          .write enable(write enable),
18
          .data_out(data_out)
19
        );
20
21
        // Clock generation with a period of 10 ns (5 ns per edge)
22
        initial begin
          clk = 0;
23
24
          forever #5 clk = ~clk;
25
        end
26
```

```
// Test sequence
28
        initial begin
          write enable = 0; // Read operation
29
30
          address = 12'h000;
          data in = 16'h0000;
31
          #10;
32
33
          $display("Address: %h, Data In: %h", address, data in);
34
          address = 12'h001;
35
          data_in = 16'hABCD;
36
          write_enable = 1; // Write operation
37
          #10;
38
          write_enable = 0;
39
          #10;
40
          $display("Address: %h, Data Out: %h", address, data_out);
41
          address = 12'h002;
42
          data in = 16'h1234;
43
          write enable = 1;
44
          #10;
45
          write enable = 0;
46
          #10;
47
      /*the #10 means give 10 ns for each operation, which is splitted into two
48
      periods, 5ns for the falling edge, and 5 ns for the rising edge */
49
          $display("Address: %h, Data Out: %h", address, data out);
50
51
        end
52
      endmodule
```

Testing results:



Register Modules:

Register code:

```
module AR Register
          #(parameter m = 16) // Parameter 'm' defines the width of the register
           input [m-1:0] Data_in, // Input data to load into the register
           input LD,
                                   // Load control signal
                                   // Increment control signal
 6
           input INR,
           input CLR,
                                   // Clear control signal
 8
           input CLK,
                                   // Clock signal
 9
           output reg [m-1:0] Data_out // Output data from the register
10
11
12
     // Always start on the rising edge of the clock (CLK)
13
     always @ (posedge CLK)
14
15
          // If the clear signal (CLR) is high, reset the register to zero
16
          if (CLR)
              Data out <= {m{l'b0}}; // Set all bits of Data out to 0
18
          // If the load signal (LD) is high, load the input data into the register
19
          else if (LD)
20
              Data out <= Data in;
                                     // Assign the input data to Data out
          /*If the increment signal (INR) is high,
21
22
          increment the current value in the register*/
23
          else if (INR)
24
              Data out <= Data out + 1; // Increment the current value of Data out by 1
25
26
27
     /*repeat the same process for the rest o the registers, depending on the
     requirements of each register*/
29
     module PC Register
30
          #(parameter m = 16)
           (input [m-1:0] Data in,
31
32
           input LD, INR, CLR, CLK,
33
           output reg [m-1:0] Data out);
35
           always @ (posedge CLK)
36
          begin
37
               if (CLR)
                   Data out <= {m{1'b0}};
38
               else if (LD)
39
40
                   Data out <= Data in;
               else if (INR)
41
42
                   Data out <= Data out + 1;
43
           end
44
     endmodule
     module DR Register
45
46
           #(parameter m = 16)
47
           (input [m-1:0] Data in,
48
           input LD, INR, CLR, CLK,
49
           output reg [m-1:0] Data_out);
50
51
          always @ (posedge CLK)
52
          begin
53
              if (CLR)
                  Data_out <= {m{1'b0}};
54
55
              else if (LD)
                  Data out <= Data in;
57
              else if (INR)
58
                  Data out <= Data out + 1;
59
          end
      endmodule
```


```
Data_out <= {m{1'b0}};
               else if (LD)
                   Data out <= Data in;
74
               else if (INR)
75
                   Data_out <= Data_out + 1;
76
           end
77
       endmodule
78
       module IR_Register
79
           \# (parameter m = 16)
80
           (input [m-1:0] Data in,
81
            input LD, CLK,
            output reg [m-1:0] Data_out);
82
83
84
           always @(posedge CLK)
85
86
               if (LD)
                   Data out <= Data in;
88
           end
89
       endmodule
       module TR_Register
90
           #(parameter m = 16)
91
92
           (input [m-1:0] Data_in,
93
            input LD, INR, CLR, CLK,
94
            output reg [m-1:0] Data out);
95
96
           always @(posedge CLK)
97
          begin
              if (CLR)
98
99
                  Data out <= {m{1'b0}};
              else if (LD)
102
              else if (INR)
103
                  Data_out <= Data_out + 1;
104
          end
105
      endmodule
```

Registers test bench:

```
timescale lns / lps
      module Register_tb;
      parameter m = 16;// parameter helps to modify the size easily
      reg CLK;
      initial CLK = 0; // initail the clk at 0
      always #5 CLK = ~CLK; // every 5 ns toggle the clock
      reg [m-1:0] Data in;
      wire [m-1:0] AR Data out, PC Data out, DR Data out, AC Data out, IR Data out, TR Data out;
       //now instantiate all the modules you want to implement in the testbesnch
11
      AR_Register #(.m(m)) ar (
12
           .Data_in(Data_in),
13
           .LD(LD),
14
           .INR(INR),
15
           .CLR (CLR) .
16
           .CLK(CLK),
          .Data_out(AR_Data_out)
17
18
      PC_Register #(.m(m)) pc (
20
          .Data_in(Data_in),
21
           .LD(LD),
22
           .INR (INR),
23
           .CLR(CLR).
24
           .CLK(CLK).
           .Data_out(PC_Data_out)
25
26
      DR_Register #(.m(m))
28
          .Data_in(Data_in),
29
          .LD(LD),
30
31
          .INR(INR),
32
          .CLR (CLR),
33
          .CLK(CLK),
34
          .Data_out(DR_Data_out)
35
36
      AC_Register #(.m(m)) ac (
37
          .Data_in(Data_in),
          .LD(LD),
39
          .INR(INR),
40
          .CLR (CLR) .
41
          .CLK(CLK),
          .Data_out(AC_Data_out)
```

```
44
       IR_Register #(.m(m)) ir (
45
           .Data_in(Data_in),
46
           .LD(LD),
 47
           .CLK (CLK),
 48
           .Data_out(IR_Data_out)
 49
50
       TR_Register #(.m(m)) tr (
51
           .Data_in(Data_in),
52
           .LD(LD).
53
           .INR(INR).
           .CLR(CLR),
54
 55
           .CLK(CLK),
 56
           .Data_out(TR_Data_out)
57
58
       initial begin
59
           Data_in = {m{1'b0}};
           LD = 0; INR = 0; CLR = 0;
60
           $monitor("Time: %0t | AR: %b, PC: %b, DR: %b, AC: %b, IR: %b, TR: %b",
 61
                    $time, AR_Data_out, PC_Data_out, DR_Data_out, AC_Data_out, IR_Data_out, TR_Data_out);
 62
 63
 64
           Data_in = 16'hA5A5;
           LD = 1; CLR = 0;
 65
 71
           CLR = 0;
72
            #10:
            Data_in = 16'h1A2B;
73
            LD = 1; CLR = 0;
74
75
            #10:
76
            LD = 0; INR = 1;
77
            #10;
78
            INR = 0; CLR = 1;
79
            #10;
80
            #10;
81
            Data in = 16'hFF00;
            LD = 1; CLR = 0;
82
83
            #10;
            LD = 0; INR = 1;
84
85
            #10;
            INR = 0; CLR = 1;
86
87
            #10;
88
            #10;
89
            Data_in = 16'h1234;
90
            LD = 1; CLR = 0;
91
            #10;
92
            LD = 0; INR = 1;
93
            #10;
94
            INR = 0; CLR = 1;
95
            #10;
96
            #10:
            Data_in = 16'hABCD;
97
98
            LD = 1;
 99
           #10;
100
           LD = 0:
101
           #10:
102
           #10;
           Data_in = 16'h7890;
103
104
           LD = 1; CLR = 0;
105
           #10;
           LD = 0; INR = 1;
106
           #10;
107
           INR = 0; CLR = 1;
108
109
           #10;
110
           $finish;
       end
111
112
       endmodule
       /* This testbench (`Register_tb`) is designed to test the functionality of multiple register modules
113
114
        (AR_Register, PC_Register, DR_Register, AC_Register, IR_Register, and TR_Register). It defines the
115
        necessary parameters and control signals (Load, Increment, Clear) and provides a clock signal. The
116
        testbench initializes inputs and control signals, monitors the outputs of the registers, and
117
        simulates a series of operations to verify that each register behaves correctly under different
        conditions (loading data, incrementing values, and clearing). The simulation includes several
119
        test cases to check how the registers responds to different input values and control signals.*/
```

Testing results:



ALU implementation:

Explanation of the Code:

- **Module Declaration**: The module is defined as ALU, with a parameter A that sets the width of the operands and output to 16 bits.
- Inputs and Outputs: It takes two operands (op1 and op2), a 4-bit operation code (ALUOP).
- **Operation Codes**: Various operation codes are defined as parameters to specify which operation the ALU will perform.
- **Behavior**: The always block is sensitive to changes in inputs, and it uses a case statement to determine the operation based on ALUOP.
- **Default Case**: If ALUOP does not match any defined operation, the output is set to an unknown state (16'bx), indicating an error or undefined operation.
- Extend Bit: the extend bit is used for detecting overflow

ALU truth table:

ALUOP	Microoperation	SELA	SELB	SELD	OPR
0000	AC ← A & B	Α	В	AC	AND
0001	AC ← A + B	А	В	AC	ADD
0010	AC ← 0 (CLA)	А	-	AC	CLA
0011	AC ← ~A (CMA)	А	-	AC	CMA
0100	AC ← A >> 1 (CIR)	А	-	AC	CIR
0101	AC ← A << 1 (CIL)	А	-	AC	CIL
0110	AC ← A + 1 (INC)	А	-	AC	INC
0111	E ← 0 (CLE)	-	-	E	CLE
1000	E ← ~E (CME)	E	-	Е	CME
1001	$AC \leftarrow 0 \text{ if } A \ge 0$ (SPA)	A	-	AC	SPA
1010	AC ← 0 if A < 0 (SNA)	A	-	AC	SNA
1011	$AC \leftarrow 0 \text{ if } A == 0$ (SZA)	A	-	AC	SZA
1100	$AC \leftarrow 0 \text{ if } E == 0$ (SZE)	E	-	AC	SZE
1101	AC ← A (LDA)	А	-	AC	LDA

ALU CODE:

```
module ALU
 2
      # (
 3
          parameter A = 16)
 4
 5
           input [A-1:0] op1, op2,
          input [3:0] ALUOP,
           output reg [A-1:0] data,
 8
          output reg E
9
      );
10
          parameter
              AND = 4'b0000,
ADD = 4'b0001,
11
12
13
               CLA = 4'b0010,
              CMA = 4'b0011,
              CIR = 4'b0100,
15
               CIL = 4'b0101,
16
              INC = 4'b0110,
17
               CLE = 4'b0111,
18
               CME = 4'b1000,
19
20
               SPA = 4'b1001,
21
               SNA = 4'b1010,
               SZA = 4'b1011,
22
              SZE = 4'b1011,
SZE = 4'b1100,
LDA = 4'b1101;
23
24
25
          always @(*) begin
26
               data = {A{1'bx}};
27
               E = 1'bx;
28
29
               case (ALUOP)
30
                   AND: begin
                   data = opl & op2;
end
31
32
                   {E, data} = op1 + op2;
33
34
35
                   CLA: begin
36
37
                      data = {A{1'b0}};
39
                   CMA: begin
40
                       data = ~opl;
41
                   end
42
                   CIR: begin
43
                       {data, E} = {op1, E} >> 1;
44
45
                   CIL: begin
                       {E, data} = {E, opl} << 1;
46
47
48
                   INC: begin
49
                      data = opl + 1;
50
51
                   CLE: begin
                   E = 1'b0;
end
52
53
                   CME: begin
54
55
56
57
                   SPA: begin
58
                      if (opl[A-1] == 0)
                          data = {A{1'b0}};
60
61
                   SNA: begin
                      if (opl[A-1] == 1)
62
63
                          data = {A{1'b0}};
64
65
                   SZA: begin
                      if (opl == {A{1'b0}})
66
                          data = {A{1'b0}};
68
69
70
71
                   SZE: begin
if (E == 1'b0)
                         data = {A{1'b0}};
72
73
74
                  LDA: begin
                     data = opl;
75
76
77
                  default: begin
                      data = {A{1'bx}};
78
                  end
              endcase
          end
      endmodule
```

ALU testbench:

```
`timescale lns / lps
2
      module ALU tb;
3
          parameter A = 16;
          reg [A-1:0] op1;
          reg [A-1:0] op2;
5
          reg [3:0] ALUOP;
          wire [A-1:0] data;
8
          wire E;
9
10
11
          ALU #(.A(A)) uut (
12
              .opl(opl),
13
               .op2(op2),
               .ALUOP (ALUOP),
14
15
               .data(data),
16
               .E(E)
17
          );
18
19
          initial begin
              op1 = 0;
op2 = 0;
20
21
               ALUOP = 0;
22
23
      $monitor("Time: %0d, ALUOP: %b, op1: %b, op2: %b, data: %b, E: %b", $time, ALUOP, op1, op2, data, E);
24
25
26
      op1 = 16'hAAAA; op2 = 16'h5555; ALUOP = 4'b0000;
27
      #10
28
      opl = 16'h0001; op2 = 16'h0001; ALUOP = 4'b0001;
29
30
31
32
      op1 = 16'hAAAA; ALUOP = 4'b0011;
33
      #10
34
      op1 = 16'h8001; ALUOP = 4'b0100;
35
      #10
      op1 = 16'h4000; ALUOP = 4'b0101;
36
37
      #10
38
      op1 = 16'h0005; ALUOP = 4'b0110;
39
      #10
      ALUOP = 4'b0111;
40
41
42
      ALUOP = 4'b1000;
44
      op1 = 16'h0001; ALUOP = 4'b1001;
45
      op1 = 16'hFFFF; ALUOP = 4'b1010;
46
47
      #10
      op1 = 16'h0000; ALUOP = 4'b1011;
48
49
50
      #10
      ALUOP = 4'b1100;
52
      op1 = 16'h1234; ALUOP = 4'b1101;
53
54
      #10
      $stop;
      end
      endmodule
```

