

Project_1

DSP48A1 :

- Design
- Testbench
- Elaboration
- Synthesis
- Implementation

Design :

- ASYNC_rst
- SYNC_rst

ASYNC_rst :

```
1 module MUX_ASYNC_RST (in,out,CLK,rst_a,C_ENABLE) ;
2
3 parameter data_width = 1 ;
4 parameter sel=1 ;
5 input CLK , rst_a , C_ENABLE ;
6 input [data_width-1:0] in ;
7 output [data_width-1:0] out ;
8
9 reg [data_width-1:0] in_reg ;
10
11 always @(posedge CLK or posedge rst_a) begin
12     if(rst_a)
13         in_reg <= 0 ;
14     else begin
15         if(C_ENABLE)
16             in_reg <= in ;
17     end
18 end
19
20 assign out = (sel)?in_reg:in ;
21
22 endmodule
```

```
1 module POST_ADD_SUB_ASYNC_RST ( X , Z , CARRYIN , opmode_5 , opmode_7 , CARRYOUT , CARRYOUTF , P ,
2                                     CLK , rst_a , C_ENABLE ) ;
3
4 parameter POST_ADD_SUB_WIDTH = 48 ;
5 parameter CARRYINREG      = 1 ;
6 parameter CARRYOUTREG     = 1 ;
7 parameter CARRYINSEL       = "OPMODE5" ;
8
9 input CLK , rst_a , C_ENABLE ;
10 input [POST_ADD_SUB_WIDTH-1:0] X , Z ;
11 input CARRYIN , opmode_5 , opmode_7 ;
12
13 output CARRYOUT , CARRYOUTF ;
14 output reg [POST_ADD_SUB_WIDTH-1:0] P ;
15
16 // internal signals
17 wire CIN_POST_ADD_SUB ;
18 reg COUT_POST_ADD_SUB ;
19 wire CARRY_CASCADE ;
20
21 MUX_ASYNC_RST #( .data_width(1) , .sel(CARRYINREG)) CYI ( .in(CARRY_CASCADE) , .out(CIN_POST_ADD_SUB) , .CLK(CLK) , .rst_a(rst_a) , .C_ENABLE(C_ENABLE)) ;
22
23 MUX_ASYNC_RST #( .data_width(1) , .sel(CARRYOUTREG)) CYO ( .in(COUT_POST_ADD_SUB) , .out(CARRYOUT) , .CLK(CLK) , .rst_a(rst_a) , .C_ENABLE(C_ENABLE)) ;
24
25
26
27 assign CARRY_CASCADE = (CARRYINSEL=="OPMODE5")? opmode_5 : (CARRYINSEL=="CARRYIN")? CARRYIN : 0 ;
28
29
30 always @ ( X , Z , CIN_POST_ADD_SUB , opmode_7 ) begin
31     if (~opmode_7)                               // 0 > ADD
32         {COUT_POST_ADD_SUB , P } = X + Z + CIN_POST_ADD_SUB ;
33     else
34         {COUT_POST_ADD_SUB , P } = Z - (X-CIN_POST_ADD_SUB) ;
35 end
36
37 assign CARRYOUTF = CARRYOUT ;
38
39 endmodule
```

```

1 // rst >> ASYNC ;
2
3 module DSP48A1_ASYNC ( A , B , C , D , BCIN , PCIN , opmode , CLK , CARRYIN ,
4   CEA , CEB , CEC , CED , CECARRYIN , CEOPMODE , CEM , CEP ,
5   RSTA , RSTB , RSTC , RSTD , RSTCARRYIN , RSTOPMODE , RSTM , RSTP ,
6   M , P , PCOUT , CARRYOUT , CARRYOUTF , BCOUT ) ;
7
8 parameter A0REG      = 0 ;
9 parameter B0REG      = 0 ;
10 parameter A1REG     = 1 ;
11 parameter B1REG     = 1 ;
12 parameter CREG      = 1 ;
13 parameter DREG      = 1 ;
14 parameter MREG      = 1 ;
15 parameter PREG      = 1 ;
16 parameter CARRYINREG = 1 ;
17 parameter CARRYOUTREG = 1 ;
18 parameter OPMODEREG  = 1 ;
19 parameter CARRYINSEL = "OPMODES" ;
20 parameter B_INPUT    = "DIRECT" ;
21 parameter RSTTYPE   = "SYNC" ;
22
23 input [17:0] A , B , BCIN , D ;
24 input [17:0] C , PCIN ;
25 input [7:0] opmode ;
26 input CLK , CARRYIN ;
27 input CEA , CEB , CEC , CED , CECARRYIN , CEOPMODE , CEM , CEP ;
28 input RSTA , RSTB , RSTC , RSTD , RSTCARRYIN , RSTOPMODE , RSTM , RSTP ;
29
30 output [35:0] M ;
31 output [47:0] P , PCOUT ;
32 output CARRYOUT , CARRYOUTF ;
33 output [17:0] BCOUT ;
34 reg [7:0] opmodereg ;
35
36 wire [17:0] B0_SEL ; // out of mux that sel between B , BCIN ;
37
38 // any signal that is output of MUX_ASYNCNRST module will take suffix (_IN)
39 wire [37:0] A0_IN , A1_IN , B0_IN , D_IN , B1_IN ;
40 wire [47:0] C_IN ;
41 wire [37:0] pre_ADD_SUB_out ;
42 wire [37:0] B1 ;
43 wire [47:0] DAB ;
44 wire [35:0] multi_out , M ;
45 wire [47:0] PCOUT , POST_OUT ;
46 reg [47:0] X , Z ;
47 // generate opmode_Reg ;
48 always @ (posedge CLK or posedge RSTOPMODE ) begin
49   if (RSTOPMODE)
50     opmodereg <= 8'b00 ;
51   else begin
52     if (CEOPMODE)
53       opmodereg <= opmode ;
54   end
55 end
56 assign B0_SEL = (B_INPUT == "DIRECT")? B : BCIN ;
57
58 //A_0
59 MUX_ASYNCNRST #( .data_width(18) , .sel(A0REG) ) INS_A0 ( .in(A) , .out(A0_IN) , .CLK(CLK) , .rst_a(RSTA) , .C_ENABLE(CEA) ) ;
60
61 //A_1
62 MUX_ASYNCNRST #( .data_width(18) , .sel(A1REG) ) INS_A1 ( .in(A0_IN) , .out(A1_IN) , .CLK(CLK) , .rst_a(RSTA) , .C_ENABLE(CEA) ) ;
63
64 //B_0
65 MUX_ASYNCNRST #( .data_width(18) , .sel(B0REG) ) INS_B0 ( .in(B0_SEL) , .out(B0_IN) , .CLK(CLK) , .rst_a(RSTB) , .C_ENABLE(CEB) ) ;
66
67 //C
68 MUX_ASYNCNRST #( .data_width(48) , .sel(CREG) ) INS_C ( .in(C) , .out(C_IN) , .CLK(CLK) , .rst_a(RSTC) , .C_ENABLE(CEC) ) ;
69
70 //D
71 MUX_ASYNCNRST #( .data_width(18) , .sel(DREG) ) INS_D ( .in(D) , .out(D_IN) , .CLK(CLK) , .rst_a(RSTD) , .C_ENABLE(CED) ) ;
72
73 // PRE-ADD_SUB ON B , D :
74 assign pre_ADD_SUB_out = (opmodereg[6])? (D_IN - B0_IN) : (D_IN + B0_IN) ;
75
76 // mux
77 assign B1 = (opmodereg[4])? pre_ADD_SUB_out : B0_IN ;
78
79 // B_1
80 MUX_ASYNCNRST #( .data_width(18) , .sel(B1REG) ) INS_B1 ( .in(B1) , .out(B1_IN) , .CLK(CLK) , .rst_a(RSTB) , .C_ENABLE(CEB) ) ;
81
82 assign BCOUT = B1_IN ;
83
84 assign DAB = { D_IN[11:0] , A1_IN[17:0] , B1_IN[17:0] } ;
85
86 assign multi_out = A1_IN * B1_IN ;
87
88 //multiout ins
89 MUX_ASYNCNRST #( .data_width(36) , .sel(MREG) ) multiplier ( .in(multi_out) , .out(M) , .CLK(CLK) , .rst_a(RSTM) , .C_ENABLE(CEM) ) ;
90
91
92 always @ (*) begin
93   case (opmodereg[1:0])
94     0 : X = 0 ;
95     1 : X = M ;
96     2 : X = P ;
97     3 : X = DAB ;
98   endcase
99   case (opmodereg[3:2])
100     0 : Z = 0 ;
101     1 : Z = PCIN ;
102     2 : Z = P ;
103     3 : Z = C_IN ;
104   endcase
105 end
106
107 POST_ADD_SUB_ASYNCrst #(.CARRYINREG(CARRYINREG) , .CARRYOUTREG(CARRYOUTREG) , .CARRYINSEL(CARRYINSEL) )
108   POST_ADD_SUB ( .X(X) , .Z(Z) , .CARRYIN(CARRYIN) , .opmode_5(opmodereg[5]) , .opmode_7(opmodereg[7]) ,
109                 .CARRYOUT(CARRYOUT) , .CARRYOUTF(CARRYOUTF) , .P(POST_OUT) , .CLK(CLK) , .rst_a(RSTCARRYIN) , .C_ENABLE(CECARRYIN) ) ;
110
111 MUX_ASYNCNRST #( .data_width(48) , .sel(PREG) ) INS_P ( .in(POST_OUT) , .out(P) , .CLK(CLK) , .rst_a(RSTP) , .C_ENABLE(CEP) ) ;
112
113 assign PCOUT = P ;
114
115 endmodule

```

Sync_rst:

```
1 module MUX_SYNCRST (in,out,CLK,rst,C_ENABLE) ;
2
3 parameter data_width = 1 ;
4 parameter sel=1 ;
5 input CLK , rst , C_ENABLE ;
6 input [data_width-1:0] in ;
7 output [data_width-1:0] out ;
8
9 reg [data_width-1:0] in_reg ;
10
11 always @(posedge CLK) begin
12     if(rst)
13         in_reg <= 0 ;
14     else begin
15         if(C_ENABLE)
16             in_reg <= in ;
17     end
18 end
19
20 assign out = (sel)?in_reg:in ;
21
22 endmodule
```

```
1 module POST_ADD_SUB_SYNCrst ( X , Z , CARRYIN , opmode_5 , opmode_7 , CARRYOUT , CARRYOUTF , P ,
2                                     CLK , rst , C_ENABLE ) ;
3
4
5 parameter POST_ADD_SUB_width = 48 ;
6 parameter CARRYINREG          = 1 ;
7 parameter CARRYOUTREG         = 1 ;
8 parameter CARRYINSEL          = "OPMODE5" ;
9
10 input CLK , rst , C_ENABLE ;
11 input [POST_ADD_SUB_width:1:0] X , Z ;
12 input CARRYIN , opmode_5 , opmode_7 ;
13
14 output CARRYOUT , CARRYOUTF ;
15 output reg [POST_ADD_SUB_width:1:0] P ;
16
17 // internal signals
18 wire CIN_POST_ADD_SUB ;
19 reg COUT_POST_ADD_SUB ;
20 wire CARRY_CASCADE ;
21
22 MUX_SYNCRST #( .data_width(1) , .sel(CARRYOUTREG)) CYI ( .in(CARRY_CASCADE) , .out(CIN_POST_ADD_SUB) , .CLK(CLK) , .rst(rst),.C_ENABLE(C_ENABLE)) ;
23
24 MUX_SYNCRST #( .data_width(1) , .sel(CARRYOUTREG)) CYO ( .in(COUT_POST_ADD_SUB) , .out(CARRYOUT) , .CLK(CLK) , .rst(rst),.C_ENABLE(C_ENABLE)) ;
25
26
27 assign CARRY_CASCADE = (CARRYINSEL=="OPMODE5")? opmode_5 : (CARRYINSEL=="CARRYIN")? CARRYIN : 0 ;
28
29
30 always @ ( X , Z , CIN_POST_ADD_SUB , opmode_7 ) begin
31     if (~opmode_7)                               // 0 > ADD
32         {COUT_POST_ADD_SUB , P } = X + Z + CIN_POST_ADD_SUB ;
33     else
34         {COUT_POST_ADD_SUB , P } = Z-(X+CIN_POST_ADD_SUB) ;
35 end
36
37 assign CARRYOUTF = CARRYOUT ;
38
39 endmodule
```

```

1 // rst >> ASYNC ;
2
3 module DSP48A1_SYNC ( A , B , C , D , BCIN , PCIN , opmode , CLK , CARRYIN ,
4   CEA , CEB , CEC , CED , CECARRYIN , CEOPMODE , CEM , CEP ,
5   RSTA , RSTB , RSTC , RSTD , RSTCARRYIN , RSTOPMODE , RSTM , RSTP ,
6   M , P , PCOUT , CARRYOUT , CARRYOUTF , BCOUT ) ;
7
8 parameter A0REG = 0 ;
9 parameter B0REG = 0 ;
10 parameter A1REG = 1 ;
11 parameter B1REG = 1 ;
12 parameter CREG = 1 ;
13 parameter DREG = 1 ;
14 parameter MREG = 1 ;
15 parameter PREG = 1 ;
16 parameter CARRYINREG = 1 ;
17 parameter CARRYOUTREG = 1 ;
18 parameter OPMODEREG = 1 ;
19 parameter CARRYINSEL = "OPMODES" ;
20 parameter B_INPUT = "DIRECT" ;
21 parameter RSTTYPE = "SYNC" ;
22
23 input [17:0] A , B , BCIN , D ;
24 input [47:0] C , PCIN ;
25 input [7:0] opmode ;
26 input CLK , CARRYIN ;
27 input CEA , CEB , CEC , CED , CECARRYIN , CEOPMODE , CEM , CEP ;
28 input RSTA , RSTB , RSTC , RSTD , RSTCARRYIN , RSTOPMODE , RSTM , RSTP ;
29
30 output [35:0] M ;
31 output [47:0] P , PCOUT ;
32 output CARRYOUT , CARRYOUTF ;
33 output [17:0] BCOUT ;
34 reg [7:0] opmodereg ;
35
36 wire [17:0] B0_SEL ; // out of mux that sel between B , BCIN ;
37
38 // any signal that is output of MUX_ASYNCNRST module will take suffix (_IN)
39 wire [17:0] A0_IN , A1_IN , B0_IN , D_IN , B1_IN ;
40 wire [47:0] C_IN ;
41 wire [17:0] pre_ADD_SUB_out ;
42 wire [17:0] B1 ;
43 wire [47:0] DAB ;
44 wire [35:0] multi_out , M ;
45 wire [47:0] P , PCOUT , POST_OUT ;
46 reg [47:0] X , Z ;
47 // generate opmode_reg ;
48 always @ (posedge CLK or posedge RSTOPMODE ) begin
49   if (RSTOPMODE)
50     opmodereg <= 8'b0 ;
51   else begin
52     if (CEOPMODE)
53       opmodereg <= opmode ;
54     end
55   end
56 assign B0_SEL = (B_INPUT == "DIRECT")? B : BCIN ;
57
58 //A_0
59 MUX_SYNCNRST #( .data_width(18) , .sel(A0REG) ) INS_A0 ( .in(A) , .out(A0_IN) , .CLK(CLK) , .rst(RSTA) , .C_ENABLE(CEA) ) ;
60
61 //A_1
62 MUX_SYNCNRST #( .data_width(18) , .sel(A1REG) ) INS_A1 ( .in(A0_IN) , .out(A1_IN) , .CLK(CLK) , .rst(RSTA) , .C_ENABLE(CEA) ) ;
63
64 //B_0
65 MUX_SYNCNRST #( .data_width(18) , .sel(B0REG) ) INS_B0 ( .in(B0_SEL) , .out(B0_IN) , .CLK(CLK) , .rst(RSTB) , .C_ENABLE(CEB) ) ;
66
67 //C
68 MUX_SYNCNRST #( .data_width(48) , .sel(CREG) ) INS_C ( .in(C) , .out(C_IN) , .CLK(CLK) , .rst(RSTC) , .C_ENABLE(CEC) ) ;
69
70 //D
71 MUX_SYNCNRST #( .data_width(18) , .sel(DREG) ) INS_D ( .in(D) , .out(D_IN) , .CLK(CLK) , .rst(RSTD) , .C_ENABLE(CED) ) ;
72
73 // PRE+ADD_SUB ON B , D ;
74 assign pre_ADD_SUB_out = (opmodereg[6])? (D_IN - B0_IN) : (D_IN + B0_IN) ;
75
76 // mux
77 assign B1 = (opmodereg[4])? pre_ADD_SUB_out : B0_IN ;
78
79 // B_1
80 MUX_SYNCNRST #( .data_width(18) , .sel(B1REG) ) INS_B1 ( .in(B1) , .out(B1_IN) , .CLK(CLK) , .rst(RSTB) , .C_ENABLE(CEB) ) ;
81
82 assign BCOUT = B1_IN ;
83
84 assign DAB = { D_IN[11:0] , A1_IN[17:0] , B1_IN[17:0] } ;
85
86 assign multi_out = A1_IN * B1_IN ;
87
88 //multiout ins
89 MUX_SYNCNRST #( .data_width(36) , .sel(MREG) ) multiplier ( .in(multi_out) , .out(M) , .CLK(CLK) , .rst(RSTM) , .C_ENABLE(CEM) ) ;
90
91
92 always @(*) begin
93   case (opmodereg[1:0])
94     0 : X = 0 ;
95     1 : X = M ;
96     2 : X = P ;
97     3 : X = DAB ;
98   endcase
99   case (opmodereg[3:2])
100     0 : Z = 0 ;
101     1 : Z = PCIN ;
102     2 : Z = P ;
103     3 : Z = C_IN ;
104   endcase
105 end
106
107 POST_ADD_SUB_SYNCrst #( .CARRYINREG(CARRYINREG) , .CARRYOUTREG(CARRYOUTREG) , .CARRYINSEL(CARRYINSEL) )
108   POST_ADD_SUB ( .X(X) , .Z(Z) , .CARRYIN(CARRYIN) , .opmode_5(opmodereg[5]) , .opmode_7(opmodereg[7]) ,
109   .CARRYOUT(CARRYOUT) , .CARRYOUTF(CARRYOUTF) , .P(POST_OUT) , .CLK(CLK) , .rst(RSTCARRYIN) , .C_ENABLE(CECARRYIN) ) ;
110
111 MUX_SYNCNRST #( .data_width(48) , .sel(PREG) ) INS_P ( .in(POST_OUT) , .out(P) , .CLK(CLK) , .rst(RSTP) , .C_ENABLE(CEP) ) ;
112
113 assign PCOUT = P ;
114
115 endmodule

```

DSP_DESIGN_CODE

```
 1 module DSP48A1 ( A , B , C , D , BCIN , PCIN , opmode , CLK , CARRYIN ,
 2                   CEA , CEB , CEC , CED , CECARRYIN , CEOPMODE , CEM , CEP ,
 3                   RSTA , RSTB , RSTC , RSTD , RSTCARRYIN , RSTOPMODE , RSTM , RSTP ,
 4                   M , P , PCOUT , CARRYOUT , CARRYOUTF , BCOUT ) ;
 5 parameter A0REG      = 0 ;
 6 parameter B0REG      = 0 ;
 7 parameter A1REG      = 1 ;
 8 parameter B1REG      = 1 ;
 9 parameter CREG       = 1 ;
10 parameter DREG       = 1 ;
11 parameter MREG       = 1 ;
12 parameter PREG       = 1 ;
13 parameter CARRYINREG = 1 ;
14 parameter CARRYOUTREG = 1 ;
15 parameter OPMODEREG  = 1 ;
16 parameter CARRYINSEL = "OPMODES" ;
17 parameter B_INPUT     = "DIRECT" ;
18 parameter RSTTYPE    = "SYNC" ;
19
20 input [17:0] A , B , BCIN , D ;
21 input [47:0] C , PCIN ;
22 input [7:0] opmode ;
23 input CLK , CARRYIN ;
24 input CEA , CEB , CEC , CED , CECARRYIN , CEOPMODE , CEM , CEP ;
25 input RSTA , RSTB , RSTC , RSTD , RSTCARRYIN , RSTOPMODE , RSTM , RSTP ;
26
27 output [35:0] M ;
28 output [47:0] P , PCOUT ;
29 output CARRYOUT , CARRYOUTF ;
30 output [17:0] BCOUT ;
31
32 generate
33   case(RSTTYPE)
34     "ASYNC" : begin
35       DSP48A1_ASYNC #( .A0REG(A0REG) , .B0REG(B0REG) , .A1REG(A1REG) , .B1REG(B1REG) , .CREG(CREG) , .DREG(DREG) , .MREG(MREG) ,
36                           .PREG(PREG) , .CARRYINREG(CARRYINREG) , .CARRYOUTREG(CARRYOUTREG) , .OPMODEREG(OPMODEREG) ,
37                           .CARRYINSEL(CARRYINSEL) , .B_INPUT(B_INPUT) , .RSTTYPE(RSTTYPE) )
38       DSP_ASYNC ( .A(A) , .B(B) , .C(C) , .D(D) , .BCIN(BCIN) , .PCIN(PCIN) ,
39                           .opmode(opmode) , .CLK(CLK) , .CARRYIN(CARRYIN) , .CEA(CEA) ,
40                           .CEB(CEB) , .CEC(CEC) , .CED(CED) , .CECARRYIN(CECARRYIN) ,
41                           .CEOPMODE(CEOPMODE) , .CEM(CEM) , .CEP(CEP) , .RSTA(RSTA) ,
42                           .RSTB(RSTB) , .RSTC(RSTC) , .RSTD(RSTD) , .RSTCARRYIN(RSTCARRYIN) ,
43                           .RSTOPMODE(RSTOPMODE) , .RSTM(RSTM) , .RSTP(RSTP) , .M(M) , .P(P) ,
44                           .PCOUT(PCOUT) , .CARRYOUT(CARRYOUT) , .CARRYOUTF(CARRYOUTF) ,
45                           .BCOUT(BCOUT) ) ;
46     end
47
48   "SYNC" : begin
49     DSP48A1_SYNC #( .A0REG(A0REG) , .B0REG(B0REG) , .A1REG(A1REG) , .B1REG(B1REG) , .CREG(CREG) , .DREG(DREG) , .MREG(MREG) ,
50                           .PREG(PREG) , .CARRYINREG(CARRYINREG) , .CARRYOUTREG(CARRYOUTREG) , .OPMODEREG(OPMODEREG) ,
51                           .CARRYINSEL(CARRYINSEL) , .B_INPUT(B_INPUT) , .RSTTYPE(RSTTYPE) )
52     DSP_ASYNC ( .A(A) , .B(B) , .C(C) , .D(D) , .BCIN(BCIN) , .PCIN(PCIN) ,
53                           .opmode(opmode) , .CLK(CLK) , .CARRYIN(CARRYIN) , .CEA(CEA) ,
54                           .CEB(CEB) , .CEC(CEC) , .CED(CED) , .CECARRYIN(CECARRYIN) ,
55                           .CEOPMODE(CEOPMODE) , .CEM(CEM) , .CEP(CEP) , .RSTA(RSTA) ,
56                           .RSTB(RSTB) , .RSTC(RSTC) , .RSTD(RSTD) , .RSTCARRYIN(RSTCARRYIN) ,
57                           .RSTOPMODE(RSTOPMODE) , .RSTM(RSTM) , .RSTP(RSTP) , .M(M) , .P(P) ,
58                           .PCOUT(PCOUT) , .CARRYOUT(CARRYOUT) , .CARRYOUTF(CARRYOUTF) ,
59                           .BCOUT(BCOUT) ) ;
60   end
61 endcase
62 endgenerate
63 endmodule
```

- TB :
- Code
- Do_file
- Simulation

```
1 module DSP48A1_tb ;
2
3 reg [17:0] A , B , BCIN , D ;
4 reg [47:0] C , PCIN ;
5 reg [7:0] opmode ;
6 reg CLK , CARRYIN ;
7 reg CEA , CEB , CEC , CED , CECARRYIN , CEOPMODE , CEM , CEP ;
8 reg RSTA , RSTB , RSTC , RSTD , RSTCARRYIN , RSTOPMODE , RSTM , RSTP ;
9
10 wire [35:0] M ;
11 wire [47:0] P , PCOUT ;
12 wire CARRYOUT , CARRYOUTF ;
13 wire [17:0] BCOUT ;
14
15 DSP48A1 DUT ( .A(A) , .B(B) , .C(C) , .D(D) , .BCIN(BCIN) , .PCIN(PCIN) , .opmode(opmode) ,
16 .CLK(CLK) , .CARRYIN(CARRYIN) , .CEA(CEA) , .CEB(CEB) , .CEC(CEC) ,
17 .CED(CED) , .CECARRYIN(CECARRYIN) , .CEOPMODE(CEOPMODE) , .CEM(CEM) ,
18 .CEP(CEP) , .RSTA(RSTA) , .RSTB(RSTB) , .RSTC(RSTC) , .RSTD(RSTD) ,
19 .RSTCARRYIN(RSTCARRYIN) , .RSTOPMODE(RSTOPMODE) , .RSTM (RSTM) ,
20 .RSTP(RSTP) , .M(M) , .P(P) , .PCOUT(PCOUT) , .CARRYOUT(CARRYOUT) ,
21 .CARRYOUTF(CARRYOUTF) , .BCOUT(BCOUT)) ;
22
23 initial begin
24   CLK=0 ;
25   forever #1 CLK=~CLK ;
26 end
27
28 initial begin
29   repeat(50) begin
30     RSTA      = 1 ;
31     RSTB      = 1 ;
32     RSTC      = 1 ;
33     RSTD      = 1 ;
34     RSTCARRYIN = 1 ;
35     RSTOPMODE = 1 ;
36     RSTM      = 1 ;
37     RSTP      = 1 ;
38     CEA       = 1 ;
39     CEB       = 1 ;
40     CEC       = 1 ;
41     CED       = 1 ;
42     CECARRYIN = 1 ;
43     CEOPMODE  = 1 ;
44     CEM       = 1 ;
45     CEP       = 1 ;
46     A         = 0 ;
47     B         = 0 ;
48     BCIN      = 0 ;
49     D         = 0 ;
50     C         = 0 ;
51     PCIN      = 0 ;
52     opmode    = 0 ;
53     CARRYIN   = 0 ;
54     @(negedge CLK) ;
55   end
56   repeat(50) begin
57     RSTA      = 0 ;
58     RSTB      = 0 ;
59     RSTC      = 0 ;
60     RSTD      = 0 ;
61     RSTCARRYIN = 0 ;
62     RSTOPMODE = 0 ;
63     RSTM      = 0 ;
64     RSTP      = 0 ;
65     CEA       = 0 ;
66     CEB       = 0 ;
67     CEC       = 0 ;
68     CED       = 0 ;
69     CECARRYIN = 0 ;
70     CEOPMODE  = 0 ;
71     CEM       = 0 ;
72     CEP       = 0 ;
73     @(negedge CLK) ;
74   end
75   RSTA      = 0 ;
76   RSTB      = 0 ;
77   RSTC      = 0 ;
78   RSTD      = 0 ;
79   RSTCARRYIN = 0 ;
80   RSTOPMODE = 0 ;
81   RSTM      = 0 ;
82   RSTP      = 0 ;
83   CEA       = 1 ;
84   CEB       = 1 ;
85   CEC       = 1 ;
86   CED       = 1 ;
87   CECARRYIN = 1 ;
88   CEOPMODE  = 1 ;
89   CEM       = 1 ;
90   CEP       = 1 ;
91   repeat (3000) begin
```

```


90      CEP      = 1 ;
91      repeat (3000) begin
92          A      = $random ;
93          B      = $random ;
94          BCIN   = $random ;
95          D      = $random ;
96          C      = $random ;
97          PCIN   = $random ;
98          opmode = $random ;
99          CARRYIN= $random ;
100         @(negedge CLK) ;
101     end
102     repeat (500) begin
103         A      = $random ;
104         B      = $random ;
105         BCIN   = $random ;
106         D      = $random ;
107         C      = $random ;
108         PCIN   = $random ;
109         opmode = $random ;
110         CARRYIN= $random ;
111         RSTA    = $random ;
112         RSTB    = $random ;
113         RSTC    = $random ;
114         RSTD    = $random ;
115         RSTCARRYIN= $random ;
116         RSTOPMODE= $random ;
117         RSTM    = $random ;
118         RSTP    = $random ;
119         @(negedge CLK) ;
120     end
121     repeat (500) begin
122         A      = $random ;
123         B      = $random ;
124         BCIN   = $random ;
125         D      = $random ;
126         C      = $random ;
127         PCIN   = $random ;
128         opmode = $random ;
129         CARRYIN= $random ;
130         RSTA    = 0 ;
131         RSTB    = 0 ;
132         RSTC    = 0 ;
133         RSTD    = 0 ;
134         RSTCARRYIN= 0 ;
135         RSTOPMODE= 0 ;
136         RSTM    = 0 ;
137         RSTP    = 0 ;
138         CEA     = $random ;
139         CEB     = $random ;
140         CEC     = $random ;
141         CED     = $random ;
142         CECARRYIN= $random ;
143         CEOPMODE= $random ;
144         CEM     = $random ;
145         CEP     = $random ;
146         @(negedge CLK) ;
147     end
148     repeat (200) begin
149         A      = $random ;
150         B      = $random ;
151         BCIN   = $random ;
152         D      = $random ;
153         C      = $random ;
154         PCIN   = $random ;
155         opmode = $random ;
156         CARRYIN= $random ;
157         RSTA    = $random ;
158         RSTB    = $random ;
159         RSTC    = $random ;
160         RSTD    = $random ;
161         RSTCARRYIN= $random ;
162         RSTOPMODE= $random ;
163         RSTM    = $random ;
164         RSTP    = $random ;
165         CEA     = $random ;
166         CEB     = $random ;
167         CEC     = $random ;
168         CED     = $random ;
169         CECARRYIN= $random ;
170         CEOPMODE= $random ;
171         CEM     = $random ;
172         CEP     = $random ;
173         @(negedge CLK) ;
174     end
175     $stop ;
176 end
177 endmodule
178



```


```

1 quit -sim
2 vlib work
3
4 vlog DSP_COMPLETE_PROJECT.v DSP_tb.v DSP_ASYNC_complete_design.v MUX_ASYNCrst_MODULE.v POST_ADD_SUB_ASYNCrst_MODULE.v DSP_SYNC_complete_design.v MUX_SYNCrst_MODULE.v POST_ADD_SUB_SYNCrst_MODULE.v
5
6 vsim -voptargs+=acc DSP48A1_tb
7
8 add wave *
9
10 run -all



```














- Elaboration :
 - Message
 - Schematic











- Synthesis
 - message
 - schematic
 - time report
 - utilization report














- Implementation
 - message
 - time report
 - utilization report
 - device

Messages	
Log	Reports
Design Runs	Power
DRC	Methodology
Timing	
Warning (45) Info (239) Status (475)	
Vivado Commands (3 infos, 4 status messages)	
General Messages (3 infos, 4 status messages) <ul style="list-style-type: none"> [IP_Flow 19-234] Refreshing IP repositories [IP_Flow 19-1704] No user IP repositories specified [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.	
Elaborated Design (2 infos, 9 status messages) <ul style="list-style-type: none"> General Messages (2 infos, 9 status messages)<ul style="list-style-type: none"> [Project 1-570] Preparing netlist for logic optimization	

Design Timing Summary			
General Information	Setup	Hold	Pulse Width
	Worst Negative Slack (WNS): 3.461 ns	Worst Hold Slack (WHS): 0.264 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Timer Settings	Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWWS): 0.000 ns
Design Timing Summary	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Clock Summary (1)	Total Number of Endpoints: 106	Total Number of Endpoints: 106	Total Number of Endpoints: 181
> Check Timing (326)	All user specified timing constraints are met.		
> Intra-Clock Paths			
Inter-Clock Paths			
Other Path Groups			







Thx ;