
Module stack:

```
module stack #(parameter WIDTH = 8) (
    input wire [WIDTH-1:0] in,
    output reg [WIDTH-1:0] out,
    input wire [2:0] opcode,
   output reg overflow,
    output reg [WIDTH-1:0] index
    reg [WIDTH-1:0] stack[0:50];
    reg [WIDTH-1:0]maxvalue ={WIDTH{1'b1}};
    initial index = -1;
    initial overflow=0;
    always @(*) begin
       overflow = 0;
        if (opcode == 4 && index != 0) begin
           out = stack[index] + stack[index-1];
            if ((stack[index] !=0 || stack[index-1] !=0 ) && out == 0) begin
           overflow = 1;
        else if (opcode == 5 && index != 0) begin
           out = stack[index] * stack[index-1];
            if (stack[index] !=0 && stack[index-1] !=0 && out == 0) begin
           overflow = 1;
        else if (opcode == 6 && index != 50) begin
          index = index + 1;
           stack[index] = in;
        else if (opcode == 7 && index != 0) begin
          out = stack[index];
           index = index - 1;
endmodule
```

Test bench 4-bit:

```
module tb_stack_4;
 reg [3:0] in;
 reg [2:0] opcode;
 wire [3:0] out;
 wire overflow;
 wire [3:0]index;
 stack #(4) mystack (
    .in(in),
   .out(out),
   .opcode(opcode),
   .overflow(overflow),
    .index(index)
 );
 initial begin
   in = 1;
   opcode = 6;
   #10;
   in = 2;
   opcode = 6;
   #10;
   in = 30;
   opcode = 6;
   #10;
   in = 40;
   opcode = 6;
   #10;
   in = 5;
   opcode = 6;
   #10;
   opcode = 7;
   #10;
   opcode = 4;
   #10;
   opcode = 5;
   #10;
   opcode =4;
   #10;
   $display("Final output: %d", out);
   $finish;
```


Wave form:



Testbench 8-bit:

```
module tb_stack_8;
 reg [7:0] in;
 reg [2:0] opcode;
 wire [7:0] out;
 wire overflow;
 wire [7:0]index;
 stack #(8) mystack (
   .in(in),
   .out(out),
   .opcode(opcode),
   .overflow(overflow),
   .index(index)
 initial begin
   opcode = 6;
   #10;
   opcode = 6;
   #10;
   in = 30000;
   opcode = 6;
   #10;
   in = 4000;
   opcode = 6;
   #10;
   in = 5;
   opcode = 6;
   #10;
   opcode = 7;
   #10;
   opcode = 4;
   #10;
   opcode = 5;
   #10;
   opcode =4;
   #10;
   $display("Final output: %d", out);
   $finish;
```


Wave form:



Testbench 16-bit:


```
nodule tb_stack_16;
 reg [15:0] in;
 reg [2:0] opcode;
 wire [15:0] out;
 wire overflow;
 wire [15:0]index;
 stack #(16) mystack (
   .in(in),
   .out(out),
   .opcode(opcode),
   .overflow(overflow),
   .index(index)
 initial begin
   in = 1;
   opcode = 6;
   #10;
   opcode = 6;
   #10;
   in = -30000;
   opcode = 6;
   #10;
   in = 400;
   opcode = 6;
   #10;
   opcode = 6;
   #10;
   opcode = 7;
   #10;
   opcode = 4;
   #10;
   opcode = 5;
   #10;
   opcode =4;
   $display("Final output: %d", out);
   $finish;
```

Wave form:



Testbech 32bit:

Wave form:



In the stack module, we utilize a vector array with a variable size. Within an always block, we perform operations such as push, pop, addition, and multiplication based on the specified opcode. To test this module, we set parameters according to the desired bit value. We know that the module's input ports are of type reg, and the outputs must be of type wire. Then, in an initial block, which executes sequentially and only once, we verify test cases that we suspect might be incorrect.

For the second part, the code is not complete, but the process is as follows: First, the infix expression needs to be converted to postfix. I've used two stacks for this purpose. All numbers are entered into one stack, while the + and * operators are placed in another stack. When a + operator needs to be added to the stack, we consider the * operator with higher precedence. In that case, we pop all contents from the stack2 (from top to bottom) and select two numbers from the stack 1. We then perform the operation on those two numbers. For further understanding, please refer to the two additional links provided on the GitHub homepage

Infix to postfix module:

```
reg [7:0] in,in2;
wire [7:0] out,out2;
reg [2:0] opcode,opcode2;
wire overflow, overflow2;
wire [7:0]index,index2;
stack #(8) s1 (in, out,opcode,overflow,index);
stack #(8) s2 (in2, out2,opcode2,overflow2,index2);
integer l=0;
integer k=0;
reg [7:0] temp;
always @ (infix)
begin
    if (infix != "+"&& infix!="*"&&infix!="=")
     in= infix;
     opcode=6;
      postfix=in;
    else if (infix == "*")
        in2=infix;
        opcode2=6;
        temp="*";
    else if(infix=="+")
        if(temp=="*")k=1;
            in2 = infix;
            opcode=6;
        temp="+";
    else if(infix =="=")begin
            k=1;
end
always @(posedge clk)
begin
    if( k==1)
```

```
begin
    if(index2>=0)
    begin
        opcode2=7;
        opcode=6;
        in=out2;
        postfix=out2;
    end
    else
    begin
        k=0;
    end
    end
end
end
end
```

test bench: