TEXAS INSTRUMENTS

TCA9548A Low-Voltage 8-Channel I^{2}C Switch with Reset

1 Features

- 1-to-8 Bidirectional translating switches
- I^{2}C Bus and SMBus compatible
- Active-low reset input
- Three address pins, allowing up to eight TCA9548A devices on the I^{2}C bus
- Channel selection through an I^{2}C Bus, in any combination
- Power up with all switch channels deselected
- Low R_{ON} switches
- Allows voltage-level translation between 1.8V, 2.5V, 3.3V, and 5V buses
- No glitch on power up
- Supports hot insertion
- Low standby current
- Operating power-supply voltage range of 1.65V to 5.5V
- 5-V Tolerant inputs
- 0 to 400kHz Clock frequency
- Latch-up performance exceeds 100mA Per JESD 78, class II
- ESD Protection exceeds JESD 22
  - ±2000V Human-body model (A114-A)
  - 200V Machine model (A115-A)
  - ±1000V Charged-device model (C101)

2 Applications

- Servers
- Routers (telecom switching equipment)
- Factory Automation
- Products with I^{2}C target address conflicts (such as multiple, identical temperature sensors)

3 Description

The TCA9548A device has eight bidirectional translating switches that can be controlled through the I^{2}C bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register. These downstream channels can be used to resolve I^{2}C target address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7.

The system controller can reset the TCA9548A in the event of a time-out, or other improper operation by asserting a low in the $\overline{\text{RESET}}$ input. Similarly, the power-on reset deselects all channels and initializes the I^{2}C/SMBus state machine. Asserting $\overline{\text{RESET}}$ causes the same reset and initialization to occur without powering down the part. This allows recovery if one of the downstream I^{2}C buses get stuck in a low state.

The pass gates of the switches are constructed so that the VCC pin can be used to limit the maximum high voltage, which is passed by the TCA9548A. Limiting the maximum high voltage allows the use of different bus voltages on each pair, so that 1.8V, 2.5V or 3.3V parts can communicate with 5V parts, without any additional protection. External pullup resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5V tolerant.

Packaging Information

PART NUMBER	PACKAGE [(1)]	BODY SIZE (NOM)
TCA9548A	PW (TSSOP, 24)	7.80mm × 4.40mm
	RGE (VQFN, 24)	4.00mm × 4.00mm
	DGS (VSSOP, 24)	6.10mm x 3.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application Diagram

Table of Contents

Product Folder Links: *TCA9548A*

4 Pin Configuration and Functions

Figure 4-1. PW, DGS Package, 24-Pin TSSOP, VSSOP (Top View)

Figure 4-2. RGE Package, 24-Pin VQFN (Top View)

Table 4-1. Pin Functions

PIN			TYPE	DESCRIPTION
NAME	TSSOP, VSSOP (PW, DGS)	VQFN (RGE)		
A0	1	22	I	Address input 0. Connect directly to V_{CC} or ground
A1	2	23	I	Address input 1. Connect directly to V_{CC} or ground
A2	21	18	I	Address input 2. Connect directly to V_{CC} or ground
GND	12	9	—	Ground
RESET	3	24	I	Active-low reset input. Connect to V_{CC} or V_{DPUM} [(1)] through a pull-up resistor, if not used
SD0	4	1	I/O	Serial data 0. Connect to V_{DPU0} [(1)] through a pull-up resistor
SC0	5	2	I/O	Serial clock 0. Connect to V_{DPU0} [(1)] through a pull-up resistor
SD1	6	3	I/O	Serial data 1. Connect to V_{DPU1} [(1)] through a pull-up resistor
SC1	7	4	I/O	Serial clock 1. Connect to V_{DPU1} [(1)] through a pull-up resistor
SD2	8	5	I/O	Serial data 2. Connect to V_{DPU2} [(1)] through a pull-up resistor
SC2	9	6	I/O	Serial clock 2. Connect to V_{DPU2} [(1)] through a pull-up resistor
SD3	10	7	I/O	Serial data 3. Connect to V_{DPU3} [(1)] through a pull-up resistor
SC3	11	8	I/O	Serial clock 3. Connect to V_{DPU3} [(1)] through a pull-up resistor
SD4	13	10	I/O	Serial data 4. Connect to V_{DPU4} [(1)] through a pull-up resistor
SC4	14	11	I/O	Serial clock 4. Connect to V_{DPU4} [(1)] through a pull-up resistor
SD5	15	12	I/O	Serial data 5. Connect to V_{DPU5} [(1)] through a pull-up resistor
SC5	16	13	I/O	Serial clock 5. Connect to V_{DPU5} [(1)] through a pull-up resistor
SD6	17	14	I/O	Serial data 6. Connect to V_{DPU6} [(1)] through a pull-up resistor
SC6	18	15	I/O	Serial clock 6. Connect to V_{DPU6} [(1)] through a pull-up resistor
SD7	19	16	I/O	Serial data 7. Connect to V_{DPU7} [(1)] through a pull-up resistor
SC7	20	17	I/O	Serial clock 7. Connect to V_{DPU7} [(1)] through a pull-up resistor
SCL	22	19	I/O	Serial clock bus. Connect to V_{DPUM} [(1)] through a pull-up resistor
SDA	23	20	I/O	Serial data bus. Connect to V_{DPUM} [(1)] through a pull-up resistor
VCC	24	21	Power	Supply voltage

(1) V_{DPUX} is the pull-up reference voltage for the associated data line. V_{DPUM} is the controller I^{2}C reference voltage and V_{DPU0}-V_{DPU7} are the target channel reference voltages.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) [1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage		−0.5	7	V
V_I	Input voltage[2]		−0.5	7	V
I_I	Input current		−20	20	mA
I_O	Output current		−25		mA
I_{CC}	Supply current		−100	100	mA
T_{stg}	Storage temperature		−65	150	°C
T_J	Max Junction Temperature	V_{CC} ≤ 3.6 V		130	°C
T_J		V_{CC} ≤ 5.5 V		90	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{CC}	Supply voltage	-40 °C ≤ T_A ≤ 85 °C	1.65	5.5	V
		85 °C < T_A ≤ 125 °C	1.65	3.6	
V_{IH}	High-level input voltage	SCL, SDA	0.7 × V_{CC}	6	V
		A2–A0, $\overline{RESET}$	0.7 × V_{CC}	V_{CC} + 0.5	
V_{IL}	Low-level input voltage	SCL, SDA	−0.5	0.3 × V_{CC}	V
		A2–A0, $\overline{RESET}$	−0.5	0.3 × V_{CC}	
T_A	Operating free-air temperature	3.6 V < V_{CC} ≤ 5.5 V	−40	85	°C
		1.65 V ≤ V_{CC} ≤ 3.6 V	−40	125	

Product Folder Links: *TCA9548A*

5.4 Thermal Information

THERMAL METRIC[1]		TCA9548A			UNIT
		PW (TSSOP)	RGE (VQFN)	DGS (VSSOP)	
		24 PINS	24 PINS	24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.8	57.2	86.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.1	62.5	34.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.7	34.4	47.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	10.9	3.8	1.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	62.3	34.4	47.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	15.5	N/A	°C/W

(1)   For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

V_{CC} = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted) [1]

PARAMETER			TEST CONDITIONS	V_{CC}	MIN	TYP [2]	MAX	UNIT
V_{PORR}	Power-on reset voltage, V_{CC} rising		No load, V_I = V_{CC} or GND[3]			1.2	1.5	V
V_{PORF}	Power-on reset voltage, V_{CC} falling[4]		No load, V_I = V_{CC} or GND[3]		0.8	1		V
$V_{o(sw)}$	Switch output voltage		$V_{i(sw)}$ = V_{CC}, I_{SWout} = –100 µA	5 V		3.6		V
				4.5 V to 5.5 V	2.6		4.5	
				3.3 V		1.9		
				3 V to 3.6 V	1.6		2.8	
				2.5 V		1.5		
				2.3 V to 2.7 V	1.1		2	
				1.8 V		1.1		
				1.65 V to 1.95 V	0.6		1.25	
I_{OL}	SDA		V_{OL} = 0.4 V	1.65 V to 5.5 V	3	6		mA
			V_{OL} = 0.6 V		6	9		
I_I	SCL, SDA		V_I = V_{CC} or GND[3]	1.65 V to 5.5 V	–1		1	µA
	SC7–SC0, SD7–SD0				–1		1	
	A2–A0				–1		1	
	$\overline{RESET}$				–1		1	
I_{CC}	Operating mode	f_{SCL} = 400 kHz	V_I = V_{CC} or GND[3], I_O = 0	5.5 V		50	80	µA
				3.6 V		20	35	
				2.7 V		11	20	
				1.65 V		6	10	
		f_{SCL} = 100 kHz	V_I = V_{CC} or GND[3], I_O = 0	5.5 V		9	30	
				3.6 V		6	15	
				2.7 V		4	8	
				1.65 V		2	4	
	Standby mode	Low inputs	V_I = GND[3], I_O = 0, -40 ℃ ≤ TA ≤ 85 ℃	5.5 V		0.2	2	
				3.6 V		0.1	2	
				2.7 V		0.1	1	
				1.65 V		0.1	1	
		High inputs	V_I = V_{CC}, I_O = 0, -40 ℃ ≤ TA ≤ 85 ℃	5.5 V		0.2	2	
				3.6 V		0.1	2	
				2.7 V		0.1	1	
				1.65 V		0.1	1	
		Low and High Inputs	Vi = Vcc or GND, Io = 0, 85 ℃ < TA ≤ 125 ℃	3.6 V		1	2	µA
				2.7 V		0.7	1.5	µA
				1.65 V		0.4	1	µA
ΔI_{CC}	Supply-current change	SCL, SDA	SCL or SDA input at 0.6 V, Other inputs at V_{CC} or GND[3]	1.65 V to 5.5 V		3	20	µA
			SCL or SDA input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND[3]			3	20	
C_i	A2–A0		V_I = V_{CC} or GND[3]	1.65 V to 5.5 V		4	5	pF
	$\overline{RESET}$					4	5	
	SCL		V_I = V_{CC} or GND[3], Switch OFF			20	28	
$C_{io(off)}$ [5]	SDA		V_I = V_{CC} or GND[3], Switch OFF	1.65 V to 5.5 V		20	28	pF
	SC7–SC0, SD7–SD0					5.5	7.5	

V_{CC} = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted) [1]

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP [2]	MAX	UNIT
R_{ON}	Switch-on resistance	V_O = 0.4 V, I_O = 15 mA	4.5 V to 5.5 V	4	10	20	Ω
			3 V to 3.6 V	5	12	30	
		V_O = 0.4 V, I_O = 10 mA	2.3 V to 2.7 V	7	15	45	
			1.65 V to 1.95 V	10	25	70	

(1) For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges
(2) All typical values are at nominal supply voltage (1.8-, 2.5-,3.3-, or 5-V V_{CC}), T_A = 25°C
(3) $\overline{RESET}$ = V_{CC} (held high) when all other input voltages, V_I = GND.
(4) The power-on reset circuit resets the I2C bus logic with V_{CC} < V_{PORF}
(5) $C_{io(ON)}$ depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.

5.6 I2C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

				MIN	MAX	UNIT
STANDARD MODE						
f_{scl}	I2C clock frequency			0	100	kHz
t_{sch}	I2C clock high time			4		µs
t_{scl}	I2C clock low time			4.7		µs
t_{sp}	I2C spike time				50	ns
t_{sds}	I2C serial-data setup time			250		ns
t_{sdh}	I2C serial-data hold time			0[1]		µs
t_{icr}	I2C input rise time				1000	ns
t_{icf}	I2C input fall time				300	ns
t_{ocf}	I2C output (SDn) fall time (10-pF to 400-pF bus)				300	ns
t_{buf}	I2C bus free time between stop and start			4.7		µs
t_{sts}	I2C start or repeated start condition setup			4.7		µs
t_{sth}	I2C start or repeated start condition hold			4		µs
t_{sps}	I2C stop condition setup			4		µs
$t_{vdL(Data)}$	Valid-data time (high to low)[2]	SCL low to SDA output low valid			1	µs
$t_{vdH(Data)}$	Valid-data time (low to high)[2]	SCL low to SDA output high valid			0.6	µs
$t_{vd(ack)}$	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low			1	µs
C_b	I2C bus capacitive load				400	pF
FAST MODE						
f_{scl}	I2C clock frequency			0	400	kHz
t_{sch}	I2C clock high time			0.6		µs
t_{scl}	I2C clock low time			1.3		µs
t_{sp}	I2C spike time				50	ns
t_{sds}	I2C serial-data setup time			100		ns
t_{sdh}	I2C serial-data hold time			0[1]		µs
t_{icr}	I2C input rise time			20 + 0.1C_b [3]	300	ns
t_{icf}	I2C input fall time			20 + 0.1C_b [3]	300	ns
t_{ocf}	I2C output (SDn) fall time (10-pF to 400-pF bus)			20 + 0.1C_b [3]	300	ns
t_{buf}	I2C bus free time between stop and start			1.3		µs
t_{sts}	I2C start or repeated start condition setup			0.6		µs
t_{sth}	I2C start or repeated start condition hold			0.6		µs
t_{sps}	I2C stop condition setup			0.6		µs
$t_{vdL(Data)}$	Valid-data time (high to low)[2]	SCL low to SDA output low valid			1	µs
$t_{vdH(Data)}$	Valid-data time (low to high)[2]	SCL low to SDA output high valid			0.6	µs
$t_{vd(ack)}$	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low			1	µs

Submit Document Feedback   7

Product Folder Links: *TCA9548A*

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

		MIN	MAX	UNIT
C_b	I²C bus capacitive load		400	pF

(1) A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH} min of the SCL signal), to bridge the undefined region of the falling edge of SCL.
(2) Data taken using a 1-kΩ pull-up resistor and 50-pF load.
(3) Cb = total bus capacitance of one bus line in pF.

5.7 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
$t_{W(L)}$	Pulse duration, $\overline{RESET}$ low	6		ns
$t_{REC(STA)}$	Recovery time from $\overline{RESET}$ to start	0		ns

5.8 Switching Characteristics

over recommended operating free-air temperature range, C_L ≤100 pF (unless otherwise noted) (see Figure 6-1)

PARAMETER			FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t_{pd} [1]	Propagation delay time	R_{ON} = 20 Ω, C_L = 15 pF	SDA or SCL	SDn or SCn		0.3	ns
		R_{ON} = 20 Ω, C_L = 50 pF				1	
t_{rst} [2]	$\overline{RESET}$ time (SDA clear)		$\overline{RESET}$	SDA		500	ns

(1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by anideal voltage source (zero output impedance).
(2) t_{rst} is the propagation delay measured from the time the $\overline{RESET}$ pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t_{WL}.

5.9 Typical Characteristics

Figure 5-1. SDA Output Low Voltage (V_OL) vs Load Current (I_OL) at Three V_CC Levels (T_A = 25 °C)

Figure 5-2. Standby Current (I_CC) vs Supply Voltage (V_CC) at Four Temperature Points

Figure 5-3. Target Channel (SCn/SDn) Capacitance (C_io(OFF)) vs Supply Voltage (V_CC) at Four Temperature Points

Figure 5-4. On-Resistance (R_ON) vs Supply Voltage (V_CC) at Four Temperature Points

\

Product Folder Links: TCA9548A

6 Parameter Measurement Information

SDA LOAD CONFIGURATION

VOLTAGE WAVEFORMS

BYTE	DESCRIPTION
1	I²C address
2, 3	P-port data

A. C_L includes probe and jig capacitance.

B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r/t_f ≤ 30 ns.

C. Not all parameters and waveforms are applicable to all devices.

Figure 6-1. I²C Load Circuit and Voltage Waveforms

SDA LOAD CONFIGURATION

A. C_L includes probe and jig capacitance.

B.   All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r/t_f ≤ 30 ns.

C.   I/Os are configured as inputs.

D.   Not all parameters and waveforms are applicable to all devices.

Figure 6-2. Reset Load Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The TCA9548A is an 8-channel, bidirectional translating I^{2}C switch. The controller SCL/SDA signal pair is directed to eight channels of target devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.

The device offers an active-low $\overline{\text{RESET}}$ input which resets the state machine and allows the TCA9548A to recover must one of the downstream I^{2}C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V$_{CC}$, also known as a power-on reset (POR). Both the $\overline{\text{RESET}}$ function and a POR cause all channels to be deselected.

The connections of the I^{2}C data path are controlled by the same I^{2}C controller device that is switched to communicate with multiple I^{2}C targets. After the successful acknowledgment of the target address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the controller and each target channel.

7.2 Functional Block Diagram

7.3 Feature Description

The TCA9548A is an 8-channel, bidirectional translating switch for I^{2}C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I^{2}C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I^{2}C data flow. Depending on the application, voltage translation of the I^{2}C bus can also be achieved using the TCA9548A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that

communication on the I²C bus enters a fault state, the TCA9548A can be reset to resume normal operation using the $\overline{\text{RESET}}$ pin feature or by a power-on reset which results from cycling power to the device.

7.4 Device Functional Modes

7.4.1 $\overline{\text{RESET}}$ Input

The $\overline{\text{RESET}}$ input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL}, the TCA9548A resets its registers and I²C state machine and deselects all channels. The $\overline{\text{RESET}}$ input must be connected to V_{CC} through a pull-up resistor.

7.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{PORR}. At this point, the reset condition is released, and the TCA9548A registers and I²C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below V_{PORF} to reset the device.

7.5 Programming

7.5.1 I²C Interface

The TCA9548A has a standard bidirectional I²C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I²C bus has a specific device address to differentiate between other target devices that are on the same I²C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I²C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to V_{CC} through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I²C lines. (For further details, see the *I²C Pull-up Resistor Calculation* application report. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition (See Figure 7-1 and Figure 7-2).

The following is the general procedure for a controller to access a target device:

1. If a controller wants to send data to a target:
    *   Controller-transmitter sends a START condition and addresses the target-receiver.
    *   Controller-transmitter sends data to target-receiver.
    *   Controller-transmitter terminates the transfer with a STOP condition.
2. If a controller wants to receive or read data from a target:
    *   Controller-receiver sends a START condition and addresses the target-transmitter.
    *   Controller-receiver sends the requested register to read to target-transmitter.
    *   Controller-receiver receives data from the target-transmitter.
   *   Controller-receiver terminates the transfer with a STOP condition.

**Figure 7-1. Definition of Start and Stop Conditions**

SDA line stable while SCL line is high

Byte: 1010 1010 (0xAAh)

Figure 7-2. Bit Transfer

7.5.2 Device Address

Figure 7-3 shows the address byte of the TCA9548A.

Figure 7-3. TCA9548A Address

The last bit of the target address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

Table 7-1 shows the TCA9548A address reference.

Table 7-1. Address Reference

INPUTS			I²C BUS TARGETADDRESS
A2	A1	A0	
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)

Product Folder Links: TCA9548A

7.5.3 Bus Transactions

Data must be sent to and received from the target devices, and this is accomplished by reading from or writing to registers in the target device.

Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.

While it is common to have registers in I^2C targets, note that not all target devices have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the target address, instead of addressing a register. The TCA9548A is example of a single-register device, which is controlled via I^2C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the controller merely writes the register data after the target address, skipping the register number.

7.5.3.1 Writes

To write on the I^2C bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/ $\overline{W}$ bit) set to 0, which signifies a write. The target acknowledges, letting the controller know it is ready. After this, the controller starts sending the control register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what is in the register.

Figure 7-4 shows an example of writing a single byte to a target register.

Figure 7-4. Write to Register

7.5.3.2 Reads

Reading from a target is very similar to writing, but the controller sends a START condition, followed by the target address with the R/ $\overline{W}$ bit set to 1 (signifying a read). The target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. Once the controller has received the number of bytes it is expecting, it sends a NACK, signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

Figure 7-5 shows an example of reading a single byte from a target register.

| | Controller controls SDA line |
| | Target controls SDA line |

Device (Target) Address (7 bits)   Control Register (8 bits)

| S | 1 | 1 | 1 | 0 | A2 | A1 | A0 | 1 | A | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | NA | P |

START $\overline{R}/W=1$ ACK   NACK   STOP

Figure 7-5. Read from Control Register

7.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the TCA9548A (see Figure 7-6). This register can be written and read via the I^{2}C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I^{2}C bus. This makes sure that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received.

Channel Selection Bits (Read/Write)

| B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |

—— Channel 0
—— Channel 1
—— Channel 2
—— Channel 3
—— Channel 4
—— Channel 5
—— Channel 6
—— Channel 7

Figure 7-6. Control Register

Table 7-2 shows the TCA9548A Command Byte Definition.

Table 7-2. Command Byte Definition

CONTROL REGISTER BITS								COMMAND
B7	**B6**	**B5**	**B4**	**B3**	**B2**	**B1**	**B0**	
X	X	X	X	X	X	X	0	Channel 0 disabled
							1	Channel 0 enabled
X	X	X	X	X	X	0	X	Channel 1 disabled
						1		Channel 1 enabled
X	X	X	X	X	0	X	X	Channel 2 disabled
					1			Channel 2 enabled
X	X	X	X	0	X	X	X	Channel 3 disabled
				1				Channel 3 enabled
X	X	X	0	X	X	X	X	Channel 4 disabled
			1					Channel 4 enabled
X	X	0	X	X	X	X	X	Channel 5 disabled
		1						Channel 5 enabled
X	0	X	X	X	X	X	X	Channel 6 disabled
	1							Channel 6 enabled
0	X	X	X	X	X	X	X	Channel 7 disabled
1								Channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

7.5.5 $\overline{RESET}$ Input

The $\overline{RESET}$ input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL}, the TCA9548A resets its registers and I^{2}C state machine and deselects all channels. The $\overline{RESET}$ input must be connected to V_{CC} through a pull-up resistor.

7.5.6 Power-On Reset

When power (from 0 V) is applied to V_{CC}, an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{POR}. At that point, the reset condition is released and the TCA9548A registers and I^{2}C state machine initialize to their default states. After that, V_{CC} must be lowered to below V_{POR} and then back up to the operating voltage for a power-reset cycle.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.


8.1 Application Information

Applications of the TCA9548A contain an I^2C (or SMBus) controller device and up to eight I^2C target devices. The downstream channels are used to resolve I^2C target address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location is read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I^2C controller can move on and read the next channel.

In an application where the I^2C bus contains many additional target devices that do not result in I^2C target address conflicts, these target devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches are enabled simultaneously, additional design requirements must be considered (see the *Design Requirements* section and *Detailed Design Procedure* section).

8.2 Typical Application

Figure 8-1 shows an application in which the TCA9548A can be used.

Figure 8-1. Typical Application Schematic

Pin numbers shown are for the PW package.

8.2.1 Design Requirements

A typical application of the TCA9548A contains one or more data pull-up voltages, V_{DPUX}, one for the controller device (V_{DPUM}) and one for each of the selectable target channels (V_{DPU0} − V_{DPU7}). In the event where the controller device and all target devices operate at the same voltage, then V_{DPUM} = V_{DPUX} = VCC. In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate V_{CC} voltage.

The A0, A1, and A2 pins are hardware selectable to control the target address of the TCA9548A. These pins may be tied directly to GND or V_{CC} in the application.

If multiple target channels are activated simultaneously in the application, then the total I_{OL} from SCL/SDA to GND on the controller side is the sum of the currents through all pull-up resistors, R_p.

The pass-gate transistors of the TCA9548A are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that is passed from one I²C bus to another.

Figure 8-2 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the Section 5.5 table). In order for the TCA9548A to act as a voltage translator, the V_{pass} voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V_{pass} must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 8-2, $V_{pass(max)}$ is 2.7 V when the TCA9548A supply voltage is 4 V or lower, so the TCA9548A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 8-1).

8.2.2 Detailed Design Procedure

Once all the targets are assigned to the appropriate target channels and bus voltages are identified, the pull-up resistors, R_p, for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of V_{DPUX}, $V_{OL,(max)}$, and I_{OL} as shown in Equation 1:

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$

(1)

The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b as shown in Equation 2:

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b}$$

(2)

The maximum bus capacitance for an I²C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A, $C_{io(OFF)}$, the capacitance of wires, connections and traces, and the capacitance of each individual target on a given channel. If multiple channels are activated simultaneously, each of the targets on all channels contribute to total bus capacitance.

8.2.3 Application Curves

**Figure 8-2. Pass-Gate Voltage (V_{pass}) vs Supply Voltage (V_{CC}) at Three Temperature Points**

Standard-mode (f_{SCL} = 100 kHz, t_r = 1 μs)   Fast-mode (f_{SCL} = 400 kHz, t_r = 300 ns)

Figure 8-3. Maximum Pull-Up Resistance ($R_{p(max)}$) vs Bus Capacitance (C_b)

V_{OL} = 0.2*V_{DPUX}, I_{OL} = 2 mA when V_{DPUX} ≤ 2 V
V_{OL} = 0.4 V, I_{OL} = 3 mA when V_{DPUX} > 2 V

Figure 8-4. Minimum Pullup Resistance ($R_{p(min)}$) vs Pullup Reference Voltage (V_{DPUX})

8.3 Power Supply Recommendations

The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9548A is powered on for the first time or anytime, the device must be reset by cycling the power supply. The power-on reset requirements must be followed to make sure the I²C bus logic is initialized properly.

8.3.1 Power-On Reset Requirements

In the event of a glitch or data corruption, PCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in Figure 8-5.

Figure 8-5. Power-On Reset Waveform

Table 8-1 specifies the performance of the power-on reset feature for PCA9548A for both types of power-on reset.

Table 8-1. Recommended Supply Sequencing and Ramp Rates [1]

PARAMETER			MIN	MAX	UNIT
V_{CC_FT}	Fall time	See Figure 8-5	1	100	ms
V_{CC_RT}	Rise time	See Figure 8-5	0.1	100	ms
V_{CC_TRR}	Time to re-ramp (when V_{CC} drops below $V_{PORF(min)} - 50$ mV or when V_{CC} drops to GND)	See Figure 8-5	40		µs
V_{CC_GH}	Level that V_{CC} can glitch down to, but not cause a functional disruption when $V_{CC\_GW} = 1$ µs	See Figure 8-6		1.2	V
V_{CC_GW}	Glitch width that does not cause a functional disruption when $V_{CC\_GH} = 0.5 \times V_{CC}$	See Figure 8-6		10	µs

(1) All supply sequencing and ramp rate values are measured at $T_A = 25°C$

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 8-6 and Table 8-1 provide more information on how to measure these specifications.


Figure 8-6. Glitch Width and Glitch Height

V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I2C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 8-7 and Table 8-1 provide more details on this specification.

Figure 8-7. V$_{POR}$

8.4 Layout

8.4.1 Layout Guidelines

For PCB layout of the TCA9548A, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I^{2}C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all V$_{DPUX}$ voltages and V$_{CC}$ could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V$_{DPUM}$ and V$_{DPU0}$ – V$_{DPU7}$, may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I^{2}C bus capacitance added by PCB parasitics, data lines (SCn and SDn) must be a short as possible and the widths of the traces must also be minimized (for example, 5-10 mils depending on copper weight).

8.4.2 Layout Example

Figure 8-8. Layout Schematic

Product Folder Links: *TCA9548A*

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

* *I2C Bus Pull-Up Resistor Calculation*
* *Maximum Clock Frequency of I2C Bus Using Repeaters*
* *Introduction to Logic*
* *Understanding the I2C Bus*
* *Choosing the Correct I2C Device for New Designs*
* *TCA9548AEVM User's Guide*

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary   This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TCA9548ADGSR	Active	Production	VSSOP (DGS) | 24	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	548A
TCA9548ADGSR.B	Active	Production	VSSOP (DGS) | 24	5000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	548A
TCA9548AMRGER	Active	Production	VQFN (RGE) | 24	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGER.B	Active	Production	VQFN (RGE) | 24	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGERG4	Active	Production	VQFN (RGE) | 24	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548AMRGERG4.B	Active	Production	VQFN (RGE) | 24	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548APWR	Active	Production	TSSOP (PW) | 24	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWR.B	Active	Production	TSSOP (PW) | 24	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWRG4	Active	Production	TSSOP (PW) | 24	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548APWRG4.B	Active	Production	TSSOP (PW) | 24	2000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW548A
TCA9548ARGER	Active	Production	VQFN (RGE) | 24	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGER.B	Active	Production	VQFN (RGE) | 24	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGERG4	Active	Production	VQFN (RGE) | 24	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A
TCA9548ARGERG4.B	Active	Production	VQFN (RGE) | 24	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW548A

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.