







TCA9548A SCPS207H - MAY 2012 - REVISED SEPTEMBER 2024

TCA9548A Low-Voltage 8-Channel I²C Switch with Reset

1 Features

- 1-to-8 Bidirectional translating switches
- I²C Bus and SMBus compatible
- Active-low reset input
- Three address pins, allowing up to eight TCA9548A devices on the I²C bus
- Channel selection through an I²C Bus, in any combination
- Power up with all switch channels deselected
- Low R_{ON} switches
- Allows voltage-level translation between 1.8V, 2.5V, 3.3V, and 5V buses
- No glitch on power up
- Supports hot insertion
- Low standby current
- Operating power-supply voltage range of 1.65V to 5.5V
- 5-V Tolerant inputs
- 0 to 400kHz Clock frequency
- Latch-up performance exceeds 100mA Per JESD 78, class II
- ESD Protection exceeds JESD 22
 - ±2000V Human-body model (A114-A)
 - 200V Machine model (A115-A)
 - ±1000V Charged-device model (C101)

2 Applications

- Routers (telecom switching equipment)
- **Factory Automation**
- Products with I²C target address conflicts (such as multiple, identical temperature sensors)

3 Description

The TCA9548A device has eight bidirectional translating switches that can be controlled through the I²C bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register. These downstream channels can be used to resolve I²C target address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7.


The system controller can reset the TCA9548A in the event of a time-out, or other improper operation by asserting a low in the RESET input. Similarly, the power-on reset deselects all channels and initializes the I²C/SMBus state machine. Asserting RESET causes the same reset and initialization to occur without powering down the part. This allows recovery if one of the downstream I²C buses get stuck in a low state.

The pass gates of the switches are constructed so that the VCC pin can be used to limit the maximum high voltage, which is passed by the TCA9548A. Limiting the maximum high voltage allows the use of different bus voltages on each pair, so that 1.8V, 2.5V or 3.3V parts can communicate with 5V parts, without any additional protection. External pullup resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5V tolerant.

Packaging Information

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)
	PW (TSSOP, 24)	7.80mm × 4.40mm
TCA9548A	RGE (VQFN, 24)	4.00mm × 4.00mm
	DGS (VSSOP, 24)	6.10mm x 3.00mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application Diagram




Table of Contents

1 Features1	7.3 Feature Description	13
2 Applications1	7.4 Device Functional Modes	
3 Description1	7.5 Programming	14
4 Pin Configuration and Functions3	8 Application and Implementation	19
5 Specifications4	8.1 Application Information	19
5.1 Absolute Maximum Ratings4	8.2 Typical Application	19
5.2 ESD Ratings4	8.3 Power Supply Recommendations	22
5.3 Recommended Operating Conditions4	8.4 Layout	24
5.4 Thermal Information5	9 Device and Documentation Support	26
5.5 Electrical Characteristics6	9.1 Documentation Support	26
5.6 I ² C Interface Timing Requirements7	9.2 Receiving Notification of Documentation Updates	26
5.7 Reset Timing Requirements8	9.3 Support Resources	26
5.8 Switching Characteristics8	9.4 Trademarks	26
5.9 Typical Characteristics9	9.5 Electrostatic Discharge Caution	26
6 Parameter Measurement Information10	9.6 Glossary	26
7 Detailed Description12	10 Revision History	26
7.1 Overview	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram13	Information	27



4 Pin Configuration and Functions






Figure 4-2. RGE Package, 24-Pin VQFN (Top View)

Figure 4-1. PW, DGS Package, 24-Pin TSSOP, VSSOP (Top View)

Table 4-1. Pin Functions

PIN TSSOP, VSSOP					
NAME	TSSOP, VSSOP (PW, DGS)	VQFN (RGE)	TYPE	DESCRIPTION	
A0	1	22	I	Address input 0. Connect directly to V _{CC} or ground	
A1	2	23	I	Address input 1. Connect directly to V _{CC} or ground	
A2	21	18	I	Address input 2. Connect directly to V _{CC} or ground	
GND	12	9	_	Ground	
RESET	3	24	I	Active-low reset input. Connect to V _{CC} or V _{DPUM} ⁽¹⁾ through a pull-up resistor, if not used	
SD0	4	1	I/O	Serial data 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor	
SC0	5	2	I/O	Serial clock 0. Connect to V _{DPU0} ⁽¹⁾ through a pull-up resistor	
SD1	6	3	I/O	Serial data 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor	
SC1	7	4	I/O	Serial clock 1. Connect to V _{DPU1} ⁽¹⁾ through a pull-up resistor	
SD2	8	5	I/O	Serial data 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor	
SC2	9	6	I/O	Serial clock 2. Connect to V _{DPU2} ⁽¹⁾ through a pull-up resistor	
SD3	10	7	I/O	Serial data 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor	
SC3	11	8	I/O	Serial clock 3. Connect to V _{DPU3} ⁽¹⁾ through a pull-up resistor	
SD4	13	10	I/O	Serial data 4. Connect to V _{DPU4} ⁽¹⁾ through a pull-up resistor	
SC4	14	11	I/O	Serial clock 4. Connect to V _{DPU4} ⁽¹⁾ through a pull-up resistor	
SD5	15	12	I/O	Serial data 5. Connect to V _{DPU5} ⁽¹⁾ through a pull-up resistor	
SC5	16	13	I/O	Serial clock 5. Connect to V _{DPU5} ⁽¹⁾ through a pull-up resistor	
SD6	17	14	I/O	Serial data 6. Connect to V _{DPU6} ⁽¹⁾ through a pull-up resistor	
SC6	18	15	I/O	Serial clock 6. Connect to V _{DPU6} ⁽¹⁾ through a pull-up resistor	
SD7	19	16	I/O	Serial data 7. Connect to V _{DPU7} ⁽¹⁾ through a pull-up resistor	
SC7	20	17	I/O	Serial clock 7. Connect to V _{DPU7} ⁽¹⁾ through a pull-up resistor	
SCL	22	19	I/O	Serial clock bus. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor	
SDA	23	20	I/O	Serial data bus. Connect to V _{DPUM} ⁽¹⁾ through a pull-up resistor	
VCC	24	21	Power	Supply voltage	

⁽¹⁾ V_{DPUX} is the pull-up reference voltage for the associated data line. V_{DPUM} is the controller I²C reference voltage and V_{DPU0}-V_{DPU7} are the target channel reference voltages.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

				MIN	MAX	UNIT
V _{CC}	Supply voltage			-0.5	7	V
VI	Input voltage ⁽²⁾			-0.5	7	V
I	Input current			-20	20	mA
Io	Output current		-25		mA	
I _{CC}	Supply current			-100	100	mA
T _{stg}	Storage temperature			-65	150	°C
T _J	May lunction Townseature	V _{CC} ≤ 3.6 V			130	°C
T _J	Max Junction Temperature	V _{CC} ≤ 5.5 V			90	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V/ Floatroot	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V	Supply voltage	-40 °C ≤ T _A ≤ 85 °C	1.65	5.5	V
V _{CC}	Supply voltage	85 °C < T _A ≤ 125 °C	1.65	3.6	V
.,	Llink level innut veltere	SCL, SDA	0.7 × V _{CC}	6	V
V _{IH}	High-level input voltage	A2–A0, RESET	0.7 × V _{CC}	V _{CC} + 0.5	V
V	Law level innut valte as	SCL, SDA	-0.5	0.3 × V _{CC}	V
V _{IL}	Low-level input voltage	A2–A0, RESET	-0.5	0.3 × V _{CC}	V
т	Operating free air temperature	3.6 V < V _{CC} ≤ 5.5 V	-40	85	°C
T _A	Operating free-air temperature	1.65 V ≤ V _{CC} ≤ 3.6 V	-40	125	C

Product Folder Links: TCA9548A

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.4 Thermal Information

			TCA9548A		
	THERMAL METRIC ⁽¹⁾		RGE (VQFN)	DGS (VSSOP)	UNIT
		24 PINS	24 PINS	24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	108.8	57.2	86.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	54.1	62.5	34.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	62.7	34.4	47.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.9	3.8	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	62.3	34.4	47.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	15.5	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TCA9548A



5.5 Electrical Characteristics

 V_{CC} = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted) (1)

	PARAMETI	ER	TEST CONDITIONS	V _{CC}	MIN	TYP (2)	MAX	UNIT
V _{PORR}	Power-on reset vol	tage, V _{CC} rising	No load, V _I = V _{CC} or GND ⁽³⁾			1.2	1.5	V
V _{PORF}	Power-on reset vol	tage, V _{CC} falling ⁽⁴⁾	No load, V _I = V _{CC} or GND ⁽³⁾		0.8	1		V
				5 V		3.6		
				4.5 V to 5.5 V	2.6		4.5	
				3.3 V		1.9		
				3 V to 3.6 V	1.6		2.8	
$V_{o(sw)}$	Switch output volta	Switch output voltage	$V_{i(sw)} = V_{CC}$, $I_{SWout} = -100 \mu A$	2.5 V		1.5		V
				2.3 V to 2.7 V	1.1		2	
				1.8 V		1.1		
				1.65 V to 1.95 V	0.6		1.25	
			V _{OL} = 0.4 V		3	6		
l _{OL}	SDA		V _{OL} = 0.6 V	1.65 V to 5.5 V	6	9		mA
	SCL, SDA				-1		1	
	SC7-SC0, SD7-S	D0			-1		1	
l _l	A2-A0		$V_I = V_{CC} \text{ or } GND^{(3)}$	1.65 V to 5.5 V	-1		1	μA
	RESET		-		-1		1	
				5.5 V		50	80	
	f _{SCL} = 400 kHz			3.6 V	-	20	35	
		$f_{SCL} = 400 \text{ kHz}$ $V_I = V_{CC} \text{ or GND}^{(3)}, I_O = 0$	$V_I = V_{CC}$ or $GND^{(3)}$, $I_O = 0$	2.7 V		11	20	
				1.65 V		6	10	
	Operating mode			5.5 V		9	30	
		f _{SCL} = 100 kHz	vHz $V_I = V_{CC} \text{ or } GND^{(3)}, I_O = 0$	3.6 V		6	15	
				2.7 V		4	8	
				1.65 V		2	4	
				5.5 V		0.2	2	μΑ
I _{cc}		Low inputs		3.6 V		0.1	2	
-00			V _I = GND ⁽³⁾ , I _O = 0, -40 °C ≤ TA ≤ 85 °C	2.7 V		0.1	1	
				1.65 V		0.1	1	
				5.5 V		0.2	2	
	Standby mode			3.6 V		0.1	2	
	Julius y	High inputs	$V_{I} = V_{CC}, I_{O} = 0, -40 \text{ °C} \le TA \le 85 \text{ °C}$	2.7 V		0.1	1	
				1.65 V		0.1	1	
				3.6 V	-	1	2	μA
		Low and High Inputs	Vi = Vcc or GND, Io = 0, 85 °C < TA ≤	2.7 V		0.7	1.5	μA
		Low and riigh inputs	125 ℃	1.65 V		0.4	1.5	μΑ
			SCL or SDA input at 0.6 V, Other inputs at V _{CC} or GND ⁽³⁾	1.00 V		3	20	
ΔI _{CC}	Supply-current change	SCL, SDA	SCL or SDA input at V _{CC} or GND ⁽³⁾ SCher inputs at V _{CC} or GND ⁽³⁾	1.65 V to 5.5 V		20	μΑ	
	A2-A0		Sales inpute at vice of GIAB			4	5	
Ci	RESET		V _I = V _{CC} or GND ⁽³⁾	1.65 V to 5.5 V		4	5	nE
O ₁	SCL		V. = V or GND(3) Switch OFF	1.00 V tO 3.5 V		20	28	pF
			$V_I = V_{CC}$ or $GND^{(3)}$, Switch OFF					
C _{io(off)} (5)	SDA	D0	V _I = V _{CC} or GND ⁽³⁾ , Switch OFF	1.65 V to 5.5 V		20	28	pF
•	SC7-SC0, SD7-S	טט				5.5	7.5	



V_{CC} = 1.65 V to 5.5 V, over recommended operating free-air temperature ranges supported by Recommended Operating Conditions (unless otherwise noted) (1)

PARAMETER		TEST CONDITIONS	V _{cc}	MIN	TYP (2)	MAX	UNIT
		V = 0.4 V I = 15 mA	4.5 V to 5.5 V	4	10	20	
_	Switch-on resistance $V_{O} = 0.4 \text{ V, } I_{O} = 15 \text{ mA}$ $V_{O} = 0.4 \text{ V, } I_{O} = 10 \text{ mA}$	V ₀ = 0.4 V, I ₀ = 15 IIIA	3 V to 3.6 V	5	12	30	0
R _{ON}		V _O = 0.4 V, I _O = 10 mA	2.3 V to 2.7 V	7	15	45	Ω
			1.65 V to 1.95 V	10	25	70	

- For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges
- All typical values are at nominal supply voltage (1.8-, 2.5-,3.3-, or 5-V V_{CC}), T_A = 25°C
- (3)
- RESET = V_{CC} (held high) when all other input voltages, V_I = GND. The power-on reset circuit resets the I^2C bus logic with $V_{CC} < V_{PORF}$ $C_{io(ON)}$ depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.

5.6 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

			MIN	MAX	UNIT
STANDARD	MODE			-	
f _{scl}	I ² C clock frequency		0	100	kHz
t _{sch}	I ² C clock high time		4		μs
t _{scl}	I ² C clock low time		4.7		μs
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		250		ns
t _{sdh}	I ² C serial-data hold time		0(1)		μs
t _{icr}	I ² C input rise time			1000	ns
t _{icf}	I ² C input fall time			300	ns
t _{ocf}	I ² C output (SDn) fall time (10-pF to 400-pF bu	s)		300	ns
t _{buf}	I ² C bus free time between stop and start		4.7		μs
t _{sts}	I ² C start or repeated start condition setup		4.7		μs
t _{sth}	I ² C start or repeated start condition hold		4		μs
t _{sps}	I ² C stop condition setup		4		μs
t _{vdL(Data)}	Valid-data time (high to low) ⁽²⁾	SCL low to SDA output low valid		1	μs
t _{vdH(Data)}	Valid-data time (low to high) ⁽²⁾	SCL low to SDA output high valid		0.6	μs
t _{vd(ack)}	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs
C _b	I ² C bus capacitive load	·		400	pF
FAST MODE					
f _{scl}	I ² C clock frequency		0	400	kHz
t _{sch}	I ² C clock high time		0.6		μs
t _{scl}	I ² C clock low time		1.3		μs
t _{sp}	I ² C spike time			50	ns
t _{sds}	I ² C serial-data setup time		100		ns
t _{sdh}	I ² C serial-data hold time		0(1)		μs
t _{icr}	I ² C input rise time		20 + 0.1C _b (3)	300	ns
t _{icf}	I ² C input fall time		20 + 0.1C _b ⁽³⁾	300	ns
t _{ocf}	I ² C output (SDn) fall time (10-pF to 400-pF bu	s)	20 + 0.1C _b ⁽³⁾	300	ns
t _{buf}	I ² C bus free time between stop and start		1.3		μs
t _{sts}	I ² C start or repeated start condition setup		0.6		μs
t _{sth}	I ² C start or repeated start condition hold		0.6		μs
t _{sps}	I ² C stop condition setup		0.6		μs
t _{vdL(Data)}	Valid-data time (high to low) ⁽²⁾	SCL low to SDA output low valid		1	μs
t _{vdH(Data)}	Valid-data time (low to high) ⁽²⁾	SCL low to SDA output high valid		0.6	μs
t _{vd(ack)}	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



over recommended operating free-air temperature range (unless otherwise noted) (see Figure 6-1)

		MIN N	АХ	UNIT	
C _b	I ² C bus capacitive load		400	pF	

- A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IH} min of the SCL signal), to bridge the undefined region of the falling edge of SCL.
- (2) Data taken using a 1-k Ω pull-up resistor and 50-pF load.
- (3) Cb = total bus capacitance of one bus line in pF.

5.7 Reset Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
$t_{W(L)}$	Pulse duration, RESET low	6		ns
t _{REC(STA)}	Recovery time from RESET to start	0		ns

5.8 Switching Characteristics

over recommended operating free-air temperature range, C_I ≤100 pF (unless otherwise noted) (see Figure 6-1)

	PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MA	X UNIT
t _{pd} (1)	Propagation delay time	R _{ON} = 20 Ω, C _L = 15 pF	SDA or SCL	SDn or SCn	(.3
'pd `	Propagation delay time	$R_{ON} = 20 \Omega, C_L = 50 pF$	SDA OF SCL	SDII 01 SCII		ns 1
t _{rst} (2)	RESET time (SDA clear)		RESET	SDA	5	00 ns

- (1) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by anideal voltage source (zero output impedance).
- (2) t_{rst} is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t_{WL}.

Product Folder Links: TCA9548A



5.9 Typical Characteristics




Figure 5-1. SDA Output Low Voltage (V_{OL}) vs Load Current (I_{OL}) at Three V_{CC} Levels (T_A = 25 °C)




Figure 5-2. Standby Current (I_{CC}) vs Supply Voltage (V_{CC}) at Four Temperature Points




Figure 5-3. Target Channel (SCn/SDn) Capacitance ($C_{io(OFF)}$) vs Supply Voltage (V_{CC}) at Four Temperature Points





Figure 5-4. On-Resistance (R_{ON}) vs Supply Voltage (V_{CC}) at Four Temperature Points


١



6 Parameter Measurement Information



SDA LOAD CONFIGURATION




BYTE	DESCRIPTION
1	I ² C address
2, 3	P-port data


- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r/t_f \leq$ 30 ns.
- C. Not all parameters and waveforms are applicable to all devices.

Figure 6-1. I²C Load Circuit and Voltage Waveforms

Submit Document Feedback



SDA LOAD CONFIGURATION



- A. C_L includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_r/t_f \leq$ 30 ns.
- C. I/Os are configured as inputs.
- D. Not all parameters and waveforms are applicable to all devices.

Figure 6-2. Reset Load Circuit and Voltage Waveforms



7 Detailed Description

7.1 Overview

The TCA9548A is an 8-channel, bidirectional translating I²C switch. The controller SCL/SDA signal pair is directed to eight channels of target devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.

The device offers an active-low \overline{RESET} input which resets the state machine and allows the TCA9548A to recover must one of the downstream I²C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V_{CC} , also known as a power-on reset (POR). Both the \overline{RESET} function and a POR cause all channels to be deselected.


The connections of the I^2C data path are controlled by the same I^2C controller device that is switched to communicate with multiple I^2C targets. After the successful acknowledgment of the target address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the controller and each target channel.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TCA9548A*



7.2 Functional Block Diagram



7.3 Feature Description

The TCA9548A is an 8-channel, bidirectional translating switch for I²C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A features I²C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I²C data flow. Depending on the application, voltage translation of the I²C bus can also be achieved using the TCA9548A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that



communication on the I²C bus enters a fault state, the TCA9548A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

7.4 Device Functional Modes

7.4.1 RESET Input

The $\overline{\text{RESET}}$ input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL} , the TCA9548A resets its registers and I^2C state machine and deselects all channels. The $\overline{\text{RESET}}$ input must be connected to V_{CC} through a pull-up resistor.

7.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{PORR} . At this point, the reset condition is released, and the TCA9548A registers and I^2C state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below V_{PORF} to reset the device.

7.5 Programming

7.5.1 I²C Interface

The TCA9548A has a standard bidirectional I²C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I²C bus has a specific device address to differentiate between other target devices that are on the same I²C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I^2C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to V_{CC} through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I^2C lines. (For further details, see the I^2C Pull-up Resistor Calculation application report. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition (See Figure 7-1 and Figure 7-2).

The following is the general procedure for a controller to access a target device:

- 1. If a controller wants to send data to a target:
 - · Controller-transmitter sends a START condition and addresses the target-receiver.
 - Controller-transmitter sends data to target-receiver.
 - · Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
 - Controller-receiver sends a START condition and addresses the target-transmitter.
 - · Controller-receiver sends the requested register to read to target-transmitter.
 - · Controller-receiver receives data from the target-transmitter.
 - Controller-receiver terminates the transfer with a STOP condition.




Figure 7-1. Definition of Start and Stop Conditions

Submit Document Feedback




Figure 7-2. Bit Transfer

7.5.2 Device Address

Figure 7-3 shows the address byte of the TCA9548A.




Figure 7-3. TCA9548A Address

The last bit of the target address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

Table 7-1 shows the TCA9548A address reference.

Table 7-1. Address Reference

	INPUTS		I ² C BUS TARGETADDRESS
A2	A1	A0	I-C BUS TARGETADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	Н	113 (decimal), 71 (hexadecimal)
L	Н	L	114 (decimal), 72 (hexadecimal)
L	Н	Н	115 (decimal), 73 (hexadecimal)
Н	L	L	116 (decimal), 74 (hexadecimal)
Н	L	Н	117 (decimal), 75 (hexadecimal)
Н	Н	L	118 (decimal), 76 (hexadecimal)
Н	Н	Н	119 (decimal), 77 (hexadecimal)

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



7.5.3 Bus Transactions

Data must be sent to and received from the target devices, and this is accomplished by reading from or writing to registers in the target device.

Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.


While it is common to have registers in I²C targets, note that not all target devices have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the target address, instead of addressing a register. The TCA9548A is example of a single-register device, which is controlled via I²C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the controller merely writes the register data after the target address, skipping the register number.

7.5.3.1 Writes

To write on the I^2C bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/ \overline{W} bit) set to 0, which signifies a write. The target acknowledges, letting the controller know it is ready. After this, the controller starts sending the control register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what is in the register.

Figure 7-4 shows an example of writing a single byte to a target register.






Figure 7-4. Write to Register

7.5.3.2 Reads

Reading from a target is very similar to writing, but the controller sends a START condition, followed by the target address with the R/ \overline{W} bit set to 1 (signifying a read). The target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. Once the controller has received the number of bytes it is expecting, it sends a NACK, signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

Product Folder Links: TCA9548A

Figure 7-5 shows an example of reading a single byte from a target register.

Submit Document Feedback




Figure 7-5. Read from Control Register

7.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the TCA9548A (see Figure 7-6). This register can be written and read via the I²C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I²C bus. This makes sure that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A, it saves the last byte received.

Channel Selection Bits (Read/Write)




Figure 7-6. Control Register



Table 7-2 shows the TCA9548A Command Byte Definition.

Table 7-2. Command Byte Definition

		С	ONTROL RE	GISTER BIT	s			COMMAND
В7	В6	B5	B4	В3	B2	B1	В0	COMINIAND
Х	Х	Х	Х	Х	Х	Х	0	Channel 0 disabled
^	^	^	^	^	^	^	1	Channel 0 enabled
Х	Х	Х	Х	Х	Х	0	X	Channel 1 disabled
^	^	^	^	^	^	1	1 ^	Channel 1 enabled
Х	Х	Х	Х	Х	0	X	Х	Channel 2 disabled
^	^	^	^	^	1	^	_ ^	Channel 2 enabled
Х	Х	Х	Х	0	х	Х	X	Channel 3 disabled
^	^	^	^	1	_ ^	^	_ ^	Channel 3 enabled
Х	Х	Х	0	Х	х	Х	Х	Channel 4 disabled
^	^	^	1	_ ^	^	^	_ ^	Channel 4 enabled
Х	Х	0	Х	Х	Х	Х	Х	Channel 5 disabled
^	^	1	_ ^	^	^	^	_ ^	Channel 5 enabled
Х	0	Х	Х	Х	х	Х	X	Channel 6 disabled
^	1	_ ^	^	^	^	^	_ ^	Channel 6 enabled
0	Х	Х	Х	Х	Х	Х	Х	Channel 7 disabled
1	_ ^	^	^	^	_ ^	^	_ ^	Channel 7 enabled
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state

7.5.5 RESET Input

The \overline{RESET} input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of t_{WL} , the TCA9548A resets its registers and I^2C state machine and deselects all channels. The \overline{RESET} input must be connected to V_{CC} through a pull-up resistor.

7.5.6 Power-On Reset

When power (from 0 V) is applied to V_{CC} , an internal power-on reset holds the TCA9548A in a reset condition until V_{CC} has reached V_{POR} . At that point, the reset condition is released and the TCA9548A registers and I^2C state machine initialize to their default states. After that, V_{CC} must be lowered to below V_{POR} and then back up to the operating voltage for a power-reset cycle.

Product Folder Links: TCA9548A



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information


Applications of the TCA9548A contain an I²C (or SMBus) controller device and up to eight I²C target devices. The downstream channels are used to resolve I²C target address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location is read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I²C controller can move on and read the next channel.

In an application where the I²C bus contains many additional target devices that do not result in I²C target address conflicts, these target devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches are enabled simultaneously, additional design requirements must be considered (see the *Design Requirements* section and *Detailed Design Procedure* section).

8.2 Typical Application

Figure 8-1 shows an application in which the TCA9548A can be used.





Pin numbers shown are for the PW package.

Figure 8-1. Typical Application Schematic

8.2.1 Design Requirements

A typical application of the TCA9548A contains one or more data pull-up voltages, V_{DPUX} , one for the controller device (V_{DPUM}) and one for each of the selectable target channels ($V_{DPU0} - V_{DPU7}$). In the event where the controller device and all target devices operate at the same voltage, then $V_{DPUM} = V_{DPUX} = VCC$. In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate V_{CC} voltage.

The A0, A1, and A2 pins are hardware selectable to control the target address of the TCA9548A. These pins may be tied directly to GND or V_{CC} in the application.

If multiple target channels are activated simultaneously in the application, then the total I_{OL} from SCL/SDA to GND on the controller side is the sum of the currents through all pull-up resistors, R_p .

The pass-gate transistors of the TCA9548A are constructed such that the V_{CC} voltage can be used to limit the maximum voltage that is passed from one I^2C bus to another.

Figure 8-2 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the Section 5.5 table). In order for the TCA9548A to act as a voltage translator, the V_{pass} voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V_{pass} must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 8-2, $V_{pass(max)}$ is 2.7 V when the TCA9548A supply voltage is 4 V or lower, so the TCA9548A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 8-1).

8.2.2 Detailed Design Procedure

Once all the targets are assigned to the appropriate target channels and bus voltages are identified, the pull-up resistors, R_p , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of V_{DPUX} , $V_{OL,(max)}$, and I_{OL} as shown in Equation 1:

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)


The maximum pull-up resistance is a function of the maximum rise time, t_r (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b as shown in Equation 2:

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an I^2C bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A, $C_{io(OFF)}$, the capacitance of wires, connections and traces, and the capacitance of each individual target on a given channel. If multiple channels are activated simultaneously, each of the targets on all channels contribute to total bus capacitance.



8.2.3 Application Curves



8.3 Power Supply Recommendations


The operating power-supply voltage range of the TCA9548A is 1.65 V to 5.5 V applied at the VCC pin. When the TCA9548A is powered on for the first time or anytime, the device must be reset by cycling the power supply. The power-on reset requirements must be followed to make sure the I²C bus logic is initialized properly.

8.3.1 Power-On Reset Requirements

In the event of a glitch or data corruption, PCA9548A can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

Product Folder Links: TCA9548A

A power-on reset is shown in Figure 8-5.



 V_{CC} is Lowered Below the POR Threshold, Then Ramped Back Up to V_{CC}

Figure 8-5. Power-On Reset Waveform

Table 8-1 specifies the performance of the power-on reset feature for PCA9548A for both types of power-on reset.

	Table 8-1. Recommended Supply Sequencing	ng and Ramp Rates	(1)		
	PARAMETER		MIN	MAX	UNIT
V _{CC_FT}	Fall time	See Figure 8-5	1	100	ms
V _{CC_RT}	Rise time	See Figure 8-5	0.1	100	ms
V _{CC_TRR}	Time to re-ramp (when V_{CC} drops below $V_{PORF(min)}$ – $50~mV$ or when V_{CC} drops to GND)	See Figure 8-5	40		μs
V _{CC_GH}	Level that V_{CC} can glitch down to, but not cause a functional disruption when V_{CC_GW} = 1 μs	See Figure 8-6		1.2	V
V _{CC_GW}	Glitch width that does not cause a functional disruption when $V_{CC\ GH}$ = 0.5 × V_{CC}	See Figure 8-6		10	μs

Table 8-1, Recommended Supply Sequencing and Ramp Rates (1)

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width (V_{CC_GW}) and height (V_{CC_GH}) are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 8-6 and Table 8-1 provide more information on how to measure these specifications.





Figure 8-6. Glitch Width and Glitch Height

 V_{POR} is critical to the power-on reset. V_{POR} is the voltage level at which the reset condition is released and all the registers and the I²C/SMBus state machine are initialized to their default states. The value of V_{POR} differs based on the V_{CC} being lowered to or from 0. Figure 8-7 and Table 8-1 provide more details on this specification.

⁽¹⁾ All supply sequencing and ramp rate values are measured at $T_A = 25^{\circ}C$





8.4 Layout

8.4.1 Layout Guidelines

For PCB layout of the TCA9548A, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I²C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all V_{DPUX} voltages and V_{CC} could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required, V_{DPUM} and V_{DPU0} - V_{DPU7}, may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I²C bus capacitance added by PCB parasitics, data lines (SCn and SDn) must be a short as possible and the widths of the traces must also be minimized (for example, 5-10 mils depending on copper weight).

Product Folder Links: TCA9548A

Submit Document Feedback



8.4.2 Layout Example




Figure 8-8. Layout Schematic



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation
- Maximum Clock Frequency of I2C Bus Using Repeaters
- Introduction to Logic
- Understanding the I2C Bus
- Choosing the Correct I2C Device for New Designs
- TCA9548AEVM User's Guide

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (October 2019) to Revision H (September 2024)	Page
Changed instances of legacy terminology to controller and target where mentioned	1
Added DGS package	1
Changes from Revision F (November 2016) to Revision G (October 2019)	Page
Changed the appearance of the PW package and the RGE package images	
Changed the appearance of the r w package and the NOL package images	
Updated typical characteristic curves for 125C	

Product Folder Links: TCA9548A



Changes from Revision E (October 2015) to Revision F (November 2016)	Page
 Updated the <i>Description</i> section. Added new orderable part number, TCA9548AMRGER. 	
- Added New Orderable part number, TOASS40AWINGLIN	
Changes from Revision D (January 2015) to Revision E (October 2015)	Page
Updated Pin Functions table.	3
Added new I ² C Sections and read/write description	16
Changes from Revision C (November 2013) to Revision D (January 2015)	Page
· Added Pin Configuration and Functions section, ESD Ratings table, Feature Des	scription section, Device
Functional Modes, Application and Implementation section, Power Supply Recor	mmendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging	g, and Orderable Information
section	1
Updated Typical Application schematic.	19

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

17-Jun-2025

PACKAGING INFORMATION

PW548A	-40 to 85	Level-2-260C-1 YEAR	NIPDAU	Yes	3000 I LARGE T&R	VQFN (RGE) I 24	Production	Active	TCA9548ARGERG4.B
PW548A	-40 to 85	Level-2-260C-1 YEAR	NIPDAU	Yes	3000 I LARGE T&R	VQFN (RGE) I 24	Production	Active	TCA9548ARGERG4
PW548A	-40 to 85	Level-2-260C-1 YEAR	NIPDAU	Yes	3000 I LARGE T&R	VQFN (RGE) I 24	Production	Active	TCA9548ARGER.B
PW548A	-40 to 85	Level-2-260C-1 YEAR	NIPDAU	Yes	3000 I LARGE T&R	VQFN (RGE) I 24	Production	Active	TCA9548ARGER
PW548A	-40 to 85	Level-1-260C-UNLIM	NIPDAU	Yes	2000 I LARGE T&R	TSSOP (PW) I 24	Production	Active	TCA9548APWRG4.B
PW548A	-40 to 85	Level-1-260C-UNLIM	NIPDAU	Yes	2000 I LARGE T&R	TSSOP (PW) I 24	Production	Active	TCA9548APWRG4
PW548A	-40 to 85	Level-1-260C-UNLIM	NIPDAU	Yes	2000 I LARGE T&R	TSSOP (PW) I 24	Production	Active	TCA9548APWR.B
PW548A	-40 to 85	Level-1-260C-UNLIM	NIPDAU	Yes	2000 I LARGE T&R	TSSOP (PW) I 24	Production	Active	TCA9548APWR
PW548A	-40 to 85	Level-2-260C-1 YEAR	NIPDAU	Yes	3000 I LARGE T&R	VQFN (RGE) I 24	Production	Active	TCA9548AMRGERG4.B
PW548A	-40 to 85	Level-2-260C-1 YEAR	NIPDAU	Yes	3000 I LARGE T&R	VQFN (RGE) I 24	Production	Active	TCA9548AMRGERG4
PW548A	-40 to 85	Level-2-260C-1 YEAR	NIPDAU	Yes	3000 I LARGE T&R	VQFN (RGE) I 24	Production	Active	TCA9548AMRGER.B
PW548A	-40 to 85	Level-2-260C-1 YEAR	NIPDAU	Yes	3000 I LARGE T&R	VQFN (RGE) I 24	Production	Active	TCA9548AMRGER
548A	-40 to 85	Level-1-260C-UNLIM	NIPDAU	Yes	5000 I LARGE T&R	VSSOP (DGS) I 24	Production	Active	TCA9548ADGSR.B
548A	-40 to 85	Level-1-260C-UNLIM	NIPDAU	Yes	5000 I LARGE T&R	VSSOP (DGS) I 24	Production	Active	TCA9548ADGSR
(6)	-	Peak reflow (5)	Ball material	(3)			(2)	(1)	-
Part marking	Op temp (°C)	MSL rating/	Lead finish/	RoHS	Package qty I Carrier	Package I Pins	Material type	Status	Orderable part number

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part