Collaborators: Alisa Ono. Written Sources: Textbook

Problem 1

Prove that $\log_4 6$ is irrational.

Proof by contradiction.

Assume that $\log_4 6$ is rational. Therefore, by the definition of a rational number, it can be expressed as a fraction $\frac{m}{n}$ where $m, n \in \mathbb{Z}$.

$$\log_4 6 = \frac{m}{n}$$

$$n * \log_4 6 = m$$

$$4^{n*\log_4 6} = 4^m$$

$$(4^{\log_4 6})^n = 4^m$$

$$6^n = 4^m$$

$$3^{2n} = 2^{2m}$$

$$3^{n'} = 2^{m'}$$

Since the LHS has a factor of 3 and the RHS has a factor of 2, it's impossible for the two to ever be equal. Therefore, we've arrived at a contradiction and our initial assumption that $\log_4 6$ is rational is False. Therefore it's irrational.

Problem 2

Use the Well Ordering Principle to prove that $n \leq 3^{\frac{n}{3}}$ for every nonnegative integer, n.

Let's first define the predicate $P(n) = n \le 3^{\frac{n}{3}}$. Let's now define C.

$$C ::= \{ n \in N^+ | NOT(P(n)) \}$$

Proof by contradiction. Assume that C is a nonempty set. Therefore, by the WOP, there exists a minimum element n' in C. Let's check a few cases now.

$$P(0) = 0 \le 3^{\frac{0}{3}}$$
= 0 \le 1
= True
$$P(1) = 1 \le 3^{\frac{1}{3}}$$

$$= 1 \le 1.42...$$

$$= \text{True}$$

$$P(2) = 2 \le 3^{\frac{2}{3}}$$

$$= 2 \le 2.08...$$

$$= \text{True}$$

$$P(3) = 3 \le 3^{\frac{3}{3}}$$

$$= 1 \le 1$$

$$= \text{True}$$

We'e shown that $n' \geq 3$ which means that P(n'-3) is True since n' is the minimum element in C and any nonnegative element lower than n' is not in C. Writing that out, we know that

$$P(n'-3) = \text{True}$$

$$n' - 3 \le 3^{\frac{n'-3}{3}}$$

$$n' \le 3^{\frac{n'-3}{3}} + 3$$

$$n' \le 3^{\frac{n'}{3}}$$

$$= P(n')$$

Since we previously assumed P(n') is not True and it's actually True, our assumption that C is nonempty is False and P(n) does hold for every nonnegative integer.

Problem 3

a. Verify by truth table that (P IMPLIES Q) OR (Q IMPLIES P) is valid.

| P | Q | $P \rightarrow Q$ | $Q \to P$ | $P \to Q \text{ OR } Q \to P$ |
|--------------|---|-------------------|-----------|-------------------------------|
| Т | Т | Т | Т | T |
| Τ | F | F | Τ | T |
| \mathbf{F} | Т | T | F | m T |
| \mathbf{F} | F | Т | Τ | T |

b. Let P and Q be propositional formulas. Describe a single formula, R using only AND, OR and NOT and copies of P and Q such that R is valid iff P and Q are equivalent.

P and Q are equivalent only when their truth values are the same for all cases. Therefore, R=P arrowQ.

$$P \to Q = (\text{NOT}(P) \text{ OR } Q)$$

$$Q \to P = (\text{NOT}(Q) \text{ OR } P)$$

 $R = (P \to Q) \text{ AND } (Q \to P)$
 $R = (\text{NOT}(P) \text{ OR } Q) \text{ AND}(\text{NOT}(Q) \text{ OR } P)$

c. A propositional formula is satisfiable iff there is an assignment of truth values to its variables, an environment, which makes it true. Explain why P is valid iff NOT(P) is not satisfiable.

There are two cases to consider, when P is True and when P is False. In the first case, P is True.

$$T \leftrightarrow F = \text{False}$$

In the second case, P is False.

$$F \leftrightarrow T = \text{False}$$

d. A set of propositional formulas $P_1, \dots P_k$ is *consistent* if there is an environment in which they are all True. Write a formula S so that the set $P_1, \dots P_k$ is not consistent iff S is valid.

$$S = \text{NOT}(P_1 \text{ AND } P_2 \cdots \text{AND } P_k)$$

Here S can only be valid iff set of propositions is not consistent.

Problem 4

There are adder circuits that are much faster, and only slightly larger, than the ripple-carry circuits of Problem 3.5 of the course text. They work by computing the values in later columns for both a carry of 0 and a carry of 1, in parallel. Then, when the carry from the earlier columns finally arrives, the precomputed answer can be quickly selected. We'll illustrate this idea by working out the equations for an (n + 1)-bit parallel half-adder.

Parallel half-adders are built out of parallel add1 modules. An (n + 1)-bit add1 modules takes as input the (n + 1)-bit binary representation, $a_n \cdots a_1 a_0$ of an integer s, and produces as output the binary representation $cp_n \cdots p_1 p_0$, of s + 1.

a. A 1-bit add1 module just has input a_0 . Write propositional formulas for its output c and p_0 .

$$p_0 = a_0 \ XOR \ 1$$

$$c = a_0$$

b. Explain how to build an (n+1)-bit parallel half-adder from an (n+1)-bit add1 module by writing a propositional formula for the half-adder output o_i using only the variables a_i, p_i and b.

The half-adder output o_i is dictated by the value of b. If b = 1, then $o_i = p_i$. If b = 0, then $o_i = a_i$. The statements are correspondingly translated to:

$$o_i = ((\text{NOT}(b) \text{ OR } p_i) \text{ AND } b)) \text{ OR } ((b \text{ OR } a_i) \text{ AND NOT}(b))$$

 $o_i = ((b) \text{ AND } p_i) \text{ OR } ((\text{NOT}(b) \text{ AND } a_i)$

c. We can build a double-size add1 module with 2(n+1) inputs using two single-size add1 modules with n+1 inputs. Suppose the inputs of the double-size module are $a_{2n+1} \cdots, a_1 a_0$ and the outputs are $c, p_{2n+1} \cdots, p_1, p_0$. The setup is illustrated in the Figure below.

Namely, the first single size add1 module handles the first n+1 inputs. The inputs to this module are the low-order n+1 input bits $a_n \cdots a_1, a_0$ and its outputs will serve as the first n+1 outputs $p_n \cdots, p_1, p_0$ of the double-size module. Let $c_{(1)}$ be the remaining carry output from this module.

The inputs to the second single size add1 module are the higher order n+1 input bits $a_{2n+1} \cdots, a_{n+2}, a_{n+1}$. Call its first n+1 outputs r_n, \cdots, r_1, r_0 and let $c_{(2)}$ be its carry.




Figure 1 Structure of a Double-size *add1* Module.

Write a formula for the carry, c in terms of $c_{(1)}, c_{(2)}$.

There are a few cases to consider. If $c_{(1)}$ is zero, then it doesn't matter what the value of $c_{(2)}$ was because $c_{(2)}$ should be zero. If $c_{(1)}$ is one, then the carry c is only equal to one when $c_{(2)}$ is also one. Therefore the formula is

$$c = c_{(1)}$$
 AND $c_{(2)}$

d. Complete the specification of the double-size module by writing propositional formulas for the remaining outputs, p_i for $n+1 \le i \le 2n+1$. The formula for p_i should only involve the variables $a_i, r_{i-(n+1)}$ and $c_{(1)}$.

Intuitively, if $c_{(1)}$ is zero, then p_{n+i} should be equal to the input a_{n+i} . Else, it should be equal to the current output r_{i-1} . Translating that into propositional logic, we have

$$P_{n+i} = ((\text{NOT}(c_{(1)}) \text{ OR } r_{i-(n+1)}) \text{ AND } c_{(1)}) \text{ OR } ((c_{(1)} \text{ OR } a_{n+i}) \text{ AND } \text{NOT}(c_{(1)}))$$

= $(r_{i-(n+1)}) \text{ AND } c_{(1)}) \text{ OR } (a_{n+i} \text{ AND } \text{NOT}(c_{(1)}))$

e. Parallel half-adders are exponentially faster than ripple-carry half-adders. Confirm this by determining the largest number of propositional operations required to compute any one output bit of an n-bit add module.

Since there are 4 operations to determine any P_{n+i} and there are $\log n$ levels, there are at most $4 \log n$ propositional operations which is significantly faster than conventional add1 modules.