

$$\beta_n V_m - \left(\beta_n V_{tn} - \beta_n \frac{V_{DSatN}}{2} \right) V_{DSatN}$$

$$+ \beta_p V_m V_{DSatP} - \beta_p V_{DD} V_{DSatP} - (V_{tp}) \beta_p V_{DSatP} \\ - \beta_p \frac{V_{DSatP}}{2} V_{DSatP}$$

$$= \beta_n \left(V_{tn} - \frac{V_{DSatN}}{2} \right) + \beta_p \left(V_{DD} + V_{tp} + \frac{V_{DSatP}}{2} \right) V_{DSatP}$$

$$= \left(V_{tn} - \frac{V_{DSatN}}{2} \right) + \frac{\beta_p V_{DSatP}}{\beta_n V_{DSatN}} \left(\frac{V_{DD} + V_{tp} + V_{DSatP}}{2} \right)$$

$$\beta_n V_m V_{DSatN} + \beta_p V_m V_{DSatP} =$$

$$V_m \left[1 + \frac{\beta_p V_{DSatP}}{\beta_n V_{DSatN}} \right] = \left(V_{tn} - \frac{V_{DSatN}}{2} \right) + \frac{\beta_p V_{DSatP}}{\beta_n V_{DSatN}} \left[\frac{V_{DD} + V_{tp}}{2} + \frac{V_{DSatP}}{2} \right]$$


$$\therefore V_m = \frac{\left(V_{tn} - \frac{V_{DSatN}}{2} \right) + \gamma \left[\frac{V_{DD} + V_{tp}}{2} + \frac{V_{DSatP}}{2} \right]}{1 + \gamma}$$

$$\text{where } \gamma = \frac{\beta_p V_{DSatP}}{\beta_n V_{DSatN}}$$

For long channel devices, V_{DSatP} & V_{DSatN} are negligible when compared to V_{DD} .

$$\therefore V_m = \frac{\gamma V_{DD}}{1 + \gamma} \text{ for large } V_{DD}$$

Design of Inverter :-



Let
 $V_{in} = V_M$

In short channel devices,

$$\beta_n = k_n' \left(\frac{W}{L}\right)_N, \quad \beta_p = k_p' \left(\frac{W}{L}\right)_P$$

$$I_{DN} = \beta_N \left(V_M - V_{tn} - \frac{V_{DsatN}}{2} \right) V_{DsatN}$$

$I_{DN} = |I_{DP}|$ as both are in saturation.

$$I_{DP} = \beta_P \left(V_M - V_{DD} - |V_{Tp}| - \frac{V_{DsatP}}{2} \right) V_{DsatP}$$

$$\begin{aligned} I_{DN} + I_{DP} &= \beta_N \left(V_M - V_{tn} - \frac{V_{DsatN}}{2} \right) V_{DsatN} \\ &+ \beta_P \left(V_M - V_{DD} - |V_{Tp}| - \frac{V_{DsatP}}{2} \right) V_{DsatP} = 0 \end{aligned}$$


Similarly,

$$\frac{\left(\frac{W}{L}\right)_P}{\left(\frac{W}{L}\right)_N} = \frac{K_n' V_{DSatN} \left(V_m - V_{tn} - \frac{V_{DSatN}}{2} \right)}{K_p' V_{DSatP} \left(V_{DD} - V_m - |V_{tp}| - \frac{V_{PSatP}}{2} \right)}$$

For short channel devices ↑

More about CMOS inverter:-

* $\frac{W}{L}$ of NMOS & PMOS must be selected in such a way that the current through these transistors must be same.



∴ Resistances Same.

$$\left(\frac{W}{L}\right)_p = \left(\frac{\mu_n}{\mu_p}\right) \left(\frac{W}{L}\right)_n$$

as L is same W_p must be 2 to 3 times that of W_n .

Resistance of the transistor, $R \propto L$.

$$R \propto 1/W$$



This is known as balanced inverter.

for balanced inverter,

$$V_{sp} = V_{DD}/2 \quad (\text{Both transistors are in Saturation})$$


$$\frac{\beta_p}{\beta_n} = 1, \mu_p \left(\frac{W}{L}\right)_p = \beta_p, \beta_n = \mu_n \left(\frac{W}{L}\right)_n$$

unbalanced CMOS inverter: (Currents are not same).



Logical Effort:-

2 input NAND gate:-




$$LE = \frac{C/P \text{ Capacitance of gate}}{C/P \text{ Capacitance of reference inverter}}$$


when transistors are in parallel their resistance is same.

when width = $2W$, their resistance is $R/2$ when they are in series.

Find the LE of 3 input NAND gate & 4 input NOR gate.



$$LE = 5/3$$



$$= \frac{8+1}{3} = \frac{9}{3}$$

