The pdp64 Architecture Manual

A 64-bit extension of the PDP-11

Digital Equity Collective's Pragmatic Digital Processor, 64 bit

David Walther

Copyright © 2026 David Walther. Released under the BSD 2-Clause licence (the file `COPYING` of the repository).
The source of this book is https://github.com/moebiusV/pdp64 (`docs/manual/`, the manual of each member in `docs/manual/pdp64-r20/`, `pdp64-16/`, `pdp64-32/`); the instruction dictionary is generated from the machine-readable specification. Typeset with Typst in EB Garamond and DejaVu Sans Mono.

CONTENTS

About this manual ..... **ii**
Part I — The architecture **1**
Chapter 1 — Introduction 2
Chapter 2 — The bus 7
Chapter 3 — Graphics: the terminal and its devices 11
Chapter 4 — Boot, the BIOS, the disk label and the GPT 15
Chapter 5 — The device driver model 19
Chapter 6 — The kernel: modes, exceptions and memory management 24
Chapter 7 — Multiple processors 30
Chapter 8 — Vector work, AI and array languages: the device route 35
Chapter 9 — The instruction set 39
Chapter 10 — Conclusion: from FPGA to silicon 367
Part II — The instruction reference tables **370**
The instruction reference tables 371
The second page: one-parcel abbreviations 372
Assembler aliases and old spellings 374
The architectural constants 375
The mnemonics, alphabetically 378
The opcodes, in order 384
The bit layouts of every opcode 387
Part III — Appendices **424**
Appendix A — Possible improvements not decided on 425
Appendix B — Decisions pending 428
Appendix C — Glossary 434
Appendix D — The ABI, version 1 437
Appendix E — The assembly language and the object format 438
Appendix F — The evidence behind the manual 440
Appendix G — The evolution of the design 442

About this manual

Each section is a few numbered aphorisms followed by a commentary. The aphorisms say what is true of the machine, in plain short statements, and read on their own as the main text. The commentary under them gives, as they apply: the *Precedent* (what earlier machines did), the *Trade-offs* (what the choice costs), the *Improvements* (how the pdp64 departs from the precedent), the *Benefits*, the *Modern comparables* (what current architectures do), and, for an instruction that is not obvious, its *Use*. Every decision also carries an *Impact* line saying what it means for an efficient **kernel**, for efficient **compilation** and for an efficient **hardware layout**: the three things a processor designer asks of a choice. An instruction as plain as `MOV` or `ADD` needs no statement of use. The reference entries follow the layout of the classic CPU manuals, in which every instruction has its encoding diagram, its operation and its effects.

Each aphorism carries a status. *(D)* means decided. *(P)* means a proposal that is not decided. *(S)* means a stub: the statement names what is left unspecified. An aphorism with no tag describes the architecture as it is built and tested.

Numbers. Where a figure is measured, the text says what was measured; where it is an estimate, it says so. Claims about other machines are checked against the fact-check record listed in appendix F.

The PDF. The same text as a book, `book/pdp64-r20.pdf`, built by buildabook and Typst from the sources of this directory (`tools/mkbook.sh`; see `book/README.md`).

Evidence documents. All of them are listed in appendix F: the full instruction set text (`../pdp64-isa.md`), the record of decisions (`../errata.md`) and the open decisions with five options each (`../decisions-pending.md`).

Part I — The architecture

Chapter 1 — Introduction

The pdp64 is a 64-bit successor to the PDP-11, designed to be as pleasant to program as the PDP-11 and the VAX-11 were, and as small to build as the PDP-11 was. It is a little-endian machine with sixteen 64-bit registers, instructions of two, four or six bytes, and the PDP-11's addressing modes and branches, brought up to date with what fifty years of compilers and operating systems have shown to matter. It is a 64-bit machine that supports several cores from the start (symmetric multiprocessing, chapter 7), and it is designed to be efficient with in-order and out-of-order execution implementations (1.4.4). Sections 1.1 to 1.4 give the reasons for the machine, what made its ancestors good, and the principles the rest of the manual follows; section 1.8 says how this CPU and the other CPUs of the family relate.

1.1 Why the machine exists

1.1.1 The PDP-11 and the VAX-11 were pleasant, even fun, to program in assembly language.

1.1.2 Afterward computer design went in many directions, and that pleasure was largely lost.

1.1.3 The pdp64 carries it forward, using the lessons of the last fifty years: which instructions are needed to get things done and which are not, what a processor is used for, and which instructions it needs the most.

1.1.4 The PDP-11 is a source, not an obligation. What earned its place is kept, what did not is dropped, and what fifty years showed to be missing is added.

Commentary. **Precedent.** The claim in 1.1.1 is old and widely made of the PDP-11: a small, regular instruction set that a programmer could learn in a week and keep in mind, with a set of addressing modes that fit the C language so closely that the language and the machine seem to have grown together. **Improvements.** Measurements contradict several received ideas. A second unsigned multiply is the same instruction as the first, while the instruction that returns the *high half* of a product is the one multi-precision arithmetic needs. A rotate by a register count has almost no users, because cryptographic code rotates by constants. A divide is rare, because compilers turn division by a constant into a multiply and a shift. Dedicated absolute-value, minimum and maximum instructions are worth under a tenth of a percent of compiled code. And CRC instructions become unnecessary once a carry-less multiply exists. **Benefits.** A machine built on these findings is small enough for a single engineer to hold in mind, and, as later chapters show, small enough to fit in a modest FPGA. **Modern comparables.** The same re-examination produced the RISC designs of the 1980s and, more recently, the compact RISC-V and LoongArch instruction sets; the pdp64 differs by keeping the PDP-11's memory operands, addressing modes and variable-length encoding where those were found to save code and to cost little. **A thread between the two lineages.** The pdp64 joins a DEC machine's instruction set to a Commodore machine's devices, and the two companies are linked by at least one person: Ira Velinsky, the industrial designer credited with modifying the Commodore 64's case, had earlier worked at Digital Equipment Corporation (he is credited there with the Rainbow 100 of 1981), and a Commodore history credits his DEC work with drawing the attention of Commodore's management. The author predicted such a link before finding it. The hypothesis he draws from it is that personnel passed between the two companies and that the similarities between the C64 and the PDP-11 are too many to be chance *(P)*; the source itself claims only the person, and no influence of DEC designs on Commodore's, and the similarities are not yet listed with sources (the record is in `docs/c64-devices-from-chat.md`, section 8).

1.2 What made the PDP-10, the PDP-11 and the VAX-11 good to program

1.2.1 The PDP-10 gave a programmer one word per instruction that said everything: the operation, the register, the index register, the indirect bit and the address.

1.2.2 The PDP-10's registers were also memory: the sixteen accumulators answered to the addresses 0 to 15.

1.2.3 The PDP-10 had half-word and byte operations, stack and skip instructions, and a procedure call that was one instruction.

1.2.4 The PDP-11 made every instruction and every addressing mode available with every register, so that the language had few exceptions to remember.

1.2.5 The PDP-11's program counter and stack pointer were ordinary registers, and its autoincrement and autodecrement modes made `*p++` and `*--p` single instructions.

1.2.6 The PDP-11 had no input or output instructions: a device was a few memory locations, and a driver was an ordinary program.

1.2.7 The VAX-11 widened the PDP-11 to 32 bits and added three-operand arithmetic, a complete virtual-memory system, and instructions for the jobs programs actually do: procedure calls, queues, character strings, array indexing and polynomial evaluation.

Commentary. **Precedent.** These are the qualities the design starts from. The PDP-10's simplicity of format and its habit of making the machine's own state addressable (1.2.1, 1.2.2) are the origin of the idea that the machine should hold together in the head. The PDP-11's orthogonality (1.2.4) is the property that mattered most to assembly programmers and, later, to compiler writers: an instruction that takes a register takes an address, an immediate or a stack slot with the same syntax. Its memory-mapped devices (1.2.6) are the reason the pdp64's devices are still eight addresses each (chapter 5). **Trade-offs.** Each of these qualities had a price that the later machines paid. The VAX-11's richness (1.2.7) bought programmability and cost an unbounded amount of hidden state in its longest instructions, so that a page fault in the middle of a character move could not be resumed without a special bit in the status word. The Motorola 68000, which took the PDP-11's orthogonality and widened it, could not restart an instruction after a bus error and so could not support demand-paged virtual memory until its successor patched the problem. **Improvements.** The pdp64 keeps what made programming pleasant and removes what made implementation hard: no hidden instruction state (every instruction can be restarted), at most one memory operand, a fixed small maximum instruction length, and no mode bits that change what unrelated instructions mean unless their benefit outweighs the cost. **Benefits.** The measurements in the instruction-set chapter show where this paid off: the processor fits in about 16,000 FPGA lookup tables and the compiler's code is the size of `gcc -Os`. **Modern comparables.** Of today's architectures, x86-64 kept the memory operands and variable-length encoding of this lineage; AArch64 and RISC-V chose fixed-length register-to-register encodings; the pdp64 sits between them, closer to x86 in the form of its instructions and closer to RISC-V in the discipline of its encoding.

1.3 More minimal than its ancestors, where hindsight allows

1.3.1 In several ways the pdp64 is more minimal than the PDP-11 and the VAX-11: it gives up theoretical completeness where fifty years of use showed the completeness was never exercised, and it spends what that saves on power that was.

1.3.2 Not every instruction works with every addressing mode on every operand: at most one operand of an instruction is a memory reference. *(D)*

1.3.3 The deferred addressing modes are gone; an indirection is a `JMPI`, a `CALLI` or an ordinary load. *(D)*

1.3.4 The ALU has one width, there is no arithmetic in the narrow sizes, and there is no conversion opcode group: conversions are moves. *(D)*

1.3.5 There is one rotate direction, and no slot exists only to complete a table.

1.3.6 The VAX's packed decimal, string editing and `CALLS`/`CALLG` procedure-call instructions are absent. *(D)*

1.3.7 There are no transcendental instructions, no separate floating-point register file and no rounding-mode bits. *(D)*

1.3.8 What the saving buys is power that programs use: a bit unit (population count, count of leading and trailing zeros, byte reversal, bitfields, a carry-less multiply), block operations that restart from their registers, a fused multiply-add with the IEEE exception flags, the full set of atomics, UTF-8 instructions, and a user-memory guard. *(D)*

Commentary. **Precedent.** The PDP-11 was orthogonal, any operation with any mode on any register, and the VAX carried that to completeness: every operation in every data type, with up to six operands, each operand of any mode. Both were designed when memory was dear and compilers were weak, and the completeness did two things at once: it made assembly programming regular and pleasant, and it made a compiler's job simple. **Trade-offs.** The completeness was never free. It bought a decoder that had to parse specifier after specifier before the next instruction's address was known, and an instruction that could fault in the middle with unbounded state to save. What hindsight lets the pdp64 do is separate the two benefits: keep the regularity that programmers and compilers use (every register is general, every mode means the same thing everywhere it is allowed) and drop the completeness that nobody exercised (a memory-to-memory arithmetic instruction,

a deferred mode on every operand, a sized version of every operation). The price is a few more instructions in rare cases, such as a load and a store where the VAX had one memory-to-memory move. **Improvements.** Each piece of dropped completeness was weighed against what it freed: the one memory operand lets the fault matrix collapse to three rows with the third empty and pays for sixteen registers and a 12-bit displacement in the same parcel; dropping the sized ALU removes byte-lane multiplexing and partial-register writes altogether; dropping the transcendentals leaves the `FMA` datapath, which is what accurate library maths is built from. **Benefits.** The decoder is small, the exception machinery is small, and the die area that completeness would have used goes to a bit unit and a block-move sequencer that together cost less than 5% of the core. **Modern comparables.** The RISC machines of the 1980s went further and made every instruction register to register except loads and stores; x86 kept one memory operand and survived on it; the pdp64 takes the middle position, which keeps the compact code of a memory operand and the restartability of a load/store design.

1.4 The principles

1.4.1 The design follows these priorities, in this order: **security and safety**, meaning errors that can never arise, then errors that are easy to detect, then errors that are cheap to recover from (restart and recovery go together, and an instruction does what its name says and nothing else); **opcode choice**, so that fewer instructions executed means fewer memory fetches; **opcode encoding**, dense, with rare instructions in longer encodings; **speed and power**, served by a low gate count; a **good compiler target**; and **pleasant in assembler**. *(D)*

1.4.2 All the rules are soft rules: a rule gives way when breaking it is worth more than it costs, with the cost written down. *(D)*

1.4.3 Between two designs that both work, prefer by this order: the one with no strange side effects (an instruction does what its name says and nothing else); the one that does not push an existing instruction into a longer encoding. Beside the ranking, at every level, do not multiply entities without benefit. Mode bits are decided case by case: by default a mode is visible state, and a bit in a register that is saved anyway costs nothing extra.

1.4.4 The architecture is designed to be efficient with in-order and out-of-order implementations. The first implementations are in order; nothing is specified in a way that is safe only because the core does not speculate or reorder, and nothing is specified that an out-of-order core could implement only at a large cost. *(D)*

1.4.5 An instruction is judged by its weight in the loops where it is used, not by how often it appears: a rarely used instruction that sits inside a critical, tight hot loop can earn its place. The measure is profile-weighted (executions multiplied by the instructions and bytes it saves), not a static count. *(D)*

Commentary. **Precedent.** Security and safety rank first; opcode choice and encoding, which cut memory fetches, rank next, then speed and power with the gate count that serves them. The priorities agree on almost everything, because a small, regular machine is also compact in code and cheap in gates; the stated order decides which wins when they conflict. Code size here means the instructions a program executes and the bytes it fetches, not the number of opcodes the machine has. **Trade-offs.** Error prevention, detection and recovery is the principle that most often changes a decision. It means counting the cost of an option not only in gates and bytes but in the code a kernel must write to handle its failures: a feature that adds a new fault, a new error return or a new half-finished state costs recovery code in every system that uses it, and a feature that makes an operation repeatable from the start costs none. **Improvements.** The soft-rules principle covers the two strongest defaults, "no mode bits" and "natural alignment of quad accesses". Breaking either has a large cost, but each is weighed like any other choice. Three mode bits are accepted in the design on those terms: the translation-enable bit that is set once at boot, the user-memory guard that lives in the status word, and the sticky floating-point flags, which never change what an instruction does. **Benefits.** A reader can tell why a choice was made by asking which principle it serves. **Modern comparables.** Most architectures state no priorities; the RISC-V project's published principle of keeping the base small and the extensions optional is the nearest in spirit.

1.5 What has been built and measured

1.5.1 The machine is specified by machine-readable grammars; the assembler, linker, simulator, a compiler back end and the QEMU target are generated from or checked against them, so that the numbers cannot drift apart.

1.5.2 On 827 real source files that every compiler accepts, the first compiler's output, in code and data, is within 0.2% of `gcc -Os` and 6.5% smaller than `clang -Os` on amd64, using 1.19 and 1.10 times as many (shorter) instructions.

1.5.3 516 C test programs pass on the simulator and on QEMU.

1.5.4 The finish line before silicon is an assembler, a linker, an LLVM compiler back end, an emulator, and a port of OpenBSD that can be logged into with `ssh`. *(D)*

Commentary. **Precedent.** The habit of generating every tool from one description, rather than writing each and hoping they agree, is the discipline that other instruction-set projects adopted late; the pdp64 follows it from the start, which is why a change to an opcode number is made once. **Trade-offs.** The measurements are of compiled C at the compiler's size-optimising setting; they are static counts of what is written, not run-time measurements, and the compiler is one of two (the LLVM back end, which OpenBSD needs, has an assembler and object writer that agree with the project's own on every form tested). **Benefits.** The comparison gives the architecture a number against which later changes are measured: the flag rules cost 0.39% in code size, accepted for the benefit they give to faster implementations. **Modern comparables.** `gcc` and `clang` at `-Os` are the standard measuring sticks for code size on x86-64 and AArch64; the pdp64 figure is compared with them on the same source files.

1.6 Does the instruction set matter?

1.6.1 The instruction set is not interchangeable with any other: it fixes what every implementation must preserve, and so what a processor costs to build, to verify, to program and to secure.

1.6.2 The common view, that a good implementation hides the instruction set, is true of one thing: the peak speed of a very large core, where a great deal of hardware can absorb almost any encoding.

1.6.3 It is not true of the cost of a small core, the size of the code, the amount of software a system needs, or the number of ways a system can fail; those follow the instruction set, and they can be measured.

1.6.4 Each of the rows below is a measurement or an estimate from this project, and each is explained in the chapter named beside it.

What differs	The figure	Where
The logic of a complete implementation, same company and era	the PDP-11's T-11, a full integer core, was about 12,000 transistors; the MicroVAX 78032, a subset of the VAX with no floating point, about 125,000	10.1, 10.2
What it takes to find where the next instruction starts	pdp64: two bits of the first parcel; PDP-11: both operand specifiers; x86: prefixes, opcode, ModR/M and SIB in sequence; VAX: every specifier in order	9.4
Whether flags block a faster implementation	68.2% of compiled instructions wrote a flag and 1.5% read one, so the flag rules are set at a measured cost of 0.39% in code size	9.3, 10.3
Size of compiled code	for the same 827 source files and the same compiler family, the pdp64 output is 0.86 times the size of its amd64 output, and 1.002 times `gcc -Os`	1.5
System-call path, instructions in and out (paper estimates)	x86-64 Linux about 45 and 30; AArch64 about 60 and 45; RISC-V about 66 and 45; VAX about 11 and 8; m68k 6 and 8; pdp64 4 to 5 and 4	6.5
Lines of kernel code to start a second core	x86: 1,528 plus 1,258 of real-mode code; arm64: 124 or 127; RISC-V: 108 or 58; pdp64: one register write	4.5, 7.8
Machine-dependent code in an OpenBSD port	riscv64 35,600 lines; arm64 61,613; amd64 79,167	10.4
Errata, workaround and quirk lines per 1,000 code lines in Linux's architecture directories	x86 0.8; arm64 0.7; arm 0.5; powerpc 0.4; mips 0.3; m68k 0.1; riscv 0.1; s390 0.0	pain-points report
Hardware-erratum options in Linux's configuration	arm64 64; arm 32; riscv 14	pain-points report

Commentary. **Precedent.** The view that instruction sets are equivalent has real support. Published comparisons of x86 and ARM implementations (the 2013 study usually cited is "Power Struggles: Revisiting the RISC vs. CISC Debate on Contemporary ARM and x86 Architectures", a citation not verified) found that at the same performance level the instruction set explains little of the difference in power or speed, and the very large cores of both families have converged. The pdp64 does not dispute that. **Trade-offs.** The claim is about steady-state performance of comparable large cores, and the table is about other costs. The table's figures are measurements of real machines and real software, not controlled experiments: some of the differences between architectures in the Linux figures are partly a matter of age and deployment (x86 is the oldest and most widely deployed), and the system-call and start-up figures are estimates and line counts of what is written, not run times. They show that the instruction set is correlated with these costs, and the chapters show the mechanism in each case. **Improvements.** Each row is a place where this design made a different choice from the architecture it is compared with, and the choices were made against these costs, not against peak speed. **Benefits.** A reader who thinks the instruction

set does not matter can check any row against its chapter: the answer is in what the instruction set obliges an implementation to do (precise exceptions, ordering, flag behaviour, instruction length, restart) and in the code a system must then write. **Modern comparables.** RISC-V's own case for a clean base instruction set and x86's survival by microarchitecture are the two sides of the argument.

1.7 How the manual is organised

1.7.1 Chapter 2 is the bus. Chapter 3 is graphics: the terminal, based on the C64 and the Blit and modernised, and how it drives HDMI and the other ports. Chapter 4 is boot. Chapter 5 is the device driver model. Chapter 6 is the kernel: modes, exceptions and memory management. Chapter 7 is multiple processors. Chapter 8 is vector work, AI and array languages, done by devices. Chapter 9 is the instruction set. Chapter 10 is the path to silicon.

1.7.2 Each section states its aphorisms first and its commentary after; the status tag *(D)* or *(P)* marks what is decided and what is proposed.

Commentary. **Precedent.** The form follows the old commentary traditions, in which a short text can be read straight through and the discussion of each line sits beneath it; and the layout of the classic CPU manuals for the reference material, in which every instruction has a fixed entry. **Benefits.** A designer who wants only the architecture reads the aphorisms; one who wants the reasons reads on.

1.8 The three CPUs

1.8.1 The pdp64 is an architecture with three CPUs, pdp64/r20, pdp64/16 and pdp64/32. They share the roles of the registers, the memory model, the exception mechanism, the page tables, the bus and the devices, the calling convention and the assembly language; they differ in how an instruction is encoded and in the size of the register file. *(D)*

1.8.2 pdp64/r20 is the original CPU: sixteen registers and an instruction whose first parcel is `len`, opcode, `reg` and `low`. pdp64/16 has sixteen registers and pdp64/32 has thirty-two, and both encode an instruction by a prefix code over the first parcel; pdp64/32 has 5-bit register fields in its one-parcel forms. This manual is the manual of pdp64/r20. *(D)*

1.8.3 Each CPU has its own manual, because the CPUs are different, and all three are generated from one text, so that what is common is written once. The assembler selects the encoding (`-m pdp64/r20`, `-m pdp64/16`, `-m pdp64/32`), the object records it, and the linker refuses to link objects of different encodings. *(D)*

1.8.4 This CPU has 106 instruction entries (270 mnemonic words with the aliases); the other two CPUs have the same instructions and 70 more words, the fused pairs, the selects, the checked arithmetic, `TRAPCC`, the deferred and user-qualified moves and the AES and SHA words, none of which this CPU accepts. *(D for the fused pairs, the selects, `MOVQL`, the checked arithmetic and `TRAPCC`; P for the rest, tagged in their entries)*

The manuals of the family: pdp64/16 and pdp64/32; the landing page is `docs/manual/`.

Commentary. **Precedent.** One architecture with more than one encoding is not new: AArch32 has the ARM and Thumb encodings and RISC-V a compressed extension; the PDP-11 family had many implementations of one instruction set. **Trade-offs.** Three manuals cost the reader a choice and the maintainers a generator; one manual with a line of availability on every instruction would have mixed three layouts on every page, and the author decided against it. **Benefits.** A reader of one manual meets only the encoding of that CPU; the bus, the kernel and the devices are the same text in all three. **Impact.** *Kernel:* the system architecture is common, so one kernel serves all three. *Compiler:* one back end with three targets (`ccom -m`), a different set of instructions on the original CPU. *Hardware:* the CPUs have different decoders and register files and the same programming model above the instruction set.

Chapter 2 — The bus

The processor reaches the world through one bus, Q64, on which every device is a handful of memory locations, the bus itself is a device that says what is plugged into it, and every transfer of data is a descriptor in memory that a device carries out and marks done. The chapter states what the processor owes the bus and how the bus enumerates and maps devices and tells the processor when one comes or goes. How a driver talks to a device, the eight-register layout and the default devices are in chapter 5. Decided statements are tagged *(D)*; proposed ones *(P)*. Interrupts and modes are chapter 6, and the other cores are chapter 7. The full discussion is in `../pdp64-q64-bus.md`; the options still open are in `../decisions-pending.md` (R1 to R8, Q10).

2.1 Q64 and the address space

> ***PCI Express.*** *Since errata 75 and 80 (2026-11-03) Q64 is PCI Express, backward compatible, with convenience and security circuitry added on top, and storage is NVMe and USB; the standard network, graphics and audio devices are virtio-net, virtio-gpu and virtio-snd over the virtio PCI Express transport (errata 79). Devices are enumerated by PCI Express configuration space and base-address registers and interrupt by MSI-X, which replace the slot numbers, the slot-derived vectors and the eight-register device rule of the statements below (errata 80, in outline). This chapter describes the programming model that the pdp64 keeps on top of PCI Express; its full rewrite waits for the author's answers to the remaining items of* `decisions-pending.md` *Part F. Statements keep their tags.*

2.1.1 Q64 is the system bus: PCI Express, so that an ordinary PCI Express device works on it unchanged, with the programming model of the PDP-11 Q-bus (devices as memory locations in the one address space) widened to 64-bit data and a 40-bit physical address, and with convenience and security circuitry added. *(D)*

2.1.2 Devices live in the ordinary address space; the processor has no input or output instructions. *(D)*

2.1.3 Each device occupies its own 4 KB page of physical address space, so that one device can be mapped to one protection domain. *(P)*

2.1.4 Every page has a memory type: normal cached, normal uncached, device strongly ordered, or device weakly ordered. *(D)*

2.1.5 The transactions of Q64 are those of PCI Express; the circuitry the pdp64 adds is for convenience (overlays, helper registers) and security (the IOMMU, error and reset rules), and is measured against the list of pain points of `kernel-pain-points.md`. An extension is announced to a card, through a PCI Express extended capability, only if the card must take part in it; a mitigation that lives on the processor side is invisible to cards. *(D)* The detail of the extensions is not specified. *(S)*

2.1.6 The top bit of the 40-bit physical address (bit 39) selects the space (errata 60, the author's decision): set, the access goes to a device; clear, it goes to memory. Memory is then 512 GB and device space 512 GB, with one bit and no range comparison deciding where an access goes. This is the VAX's arrangement (below). *(D)*

Commentary. **Precedent.** The PDP-11's Unibus put every device in the address space at a fixed location, which is why a PDP-11 driver is an ordinary program; the Q-bus did the same with multiplexed lines. **Trade-offs.** The memory type is per page, not per access, so the code that writes a device register need not know that it is a device; the price is one page per device, which wastes address space but not memory. Using AXI as the transport saves a bridge between two protocols (estimated at about 600 lookup tables on the FPGA) and loses the Unibus's locked read-modify-write as a native bus transaction. **Improvements.** A 40-bit physical address puts devices and memory in one terabyte, with room for every device to sit in its own page. **Benefits.** An uncached, strongly ordered page needs no special instruction to reach a register. **Modern comparables.** RISC-V and ARM systems use memory-mapped devices on AXI or TileLink; x86 keeps both port I/O

and memory-mapped devices. **Impact.** *Kernel:* Devices are pages in the kernel's address map, found by the bus controller. *Compiler:* Nothing special. *Hardware:* Address decode is by page; the transport is AXI if the proposal is accepted.

Commentary on 2.1.6. **Precedent.** The VAX-11/780 divided its physical address space in two: memory in the low half and the I/O space above `0x20000000` (the 4.3BSD kernel's `NEX780`), which holds one 8 KB window (`NEXSIZE`) per adaptor slot, with the Unibus adapters' device registers reached in a space of their own beyond it; the bit that is set for the whole of I/O space is the one the hardware decodes first (read in the 4.3BSD `nexus.h`, which also records the 8600's, 8200's and MicroVAX's different bases, so the VAX itself kept changing the map from model to model, which the pdp64's single fixed bit would avoid); the PDP-11 put its devices in a fixed page at the top of the address space (a V7 driver's pointer to its registers is a constant in that page). **Trade-offs.** One bit makes the first routing decision in the bus fabric trivial and makes two classes of bug detectable: a page-table entry that maps a normal cached page onto device space, or a device page onto memory, can be a fault because the entry's memory type and the address bit disagree; and the bus controller can refuse a device's DMA into device space, so that no device can write another's registers, which is a free partial protection until devices have a translation unit. The cost is a change to the address map (the emulator's timer and console are in the upper half) and, if the bit were a forty-first, one more bit in every translation-buffer entry and every bus address. The reading of "bit 40" that costs nothing is the top bit of the existing 40-bit address (bit 39 counting from zero), because the page-table entry already holds physical page numbers up to that bit and DRAM then fills exactly 39 bits, the width of a virtual address. **Benefits.** Fewer gates in decode, and fewer ways to get a device mapping wrong. **Modern comparables.** Most systems split the map by address ranges chosen by the platform; the VAX and the PDP-11 used a fixed region; x86 has a separate port space. **Impact.** *Kernel:* a device mapping that is cached by mistake is a fault, not a silent bug, and a driver cannot be given a DMA address that reaches registers. *Compiler:* none. *Hardware:* a one-bit decode at the head of the fabric and a consistency check in the page-table walk.

2.2 What the processor owes the bus

2.2.1 The processor owes the bus exactly three things: a memory type per page, a `FENCE` instruction whose meaning against Q64 is defined, and atomics that can reach device memory. *(D)*

2.2.2 A driver can be sure a descriptor is visible before it writes the doorbell: it builds the descriptor, executes `FENCE`, and writes the doorbell register. *(D)*

Commentary. **Precedent.** The PDP-11 needed none of this because there was one processor and no cache. **Trade-offs.** Three obligations is the whole contract, which keeps the device side free to change without respecifying the processor. **Benefits.** A device and a driver can be written against these three promises without knowing the processor's pipeline. **Modern comparables.** ARM's device-memory types and `DMB`/`DSB`, and RISC-V's `FENCE` with I/O bits, play the same roles. **Impact.** *Kernel:* One `FENCE` before the doorbell is the whole ordering rule. *Compiler:* `FENCE` is an intrinsic. *Hardware:* The memory type is two bits per page-table entry and the bus honours it.

2.3 When an access fails

2.3.1 A read or instruction fetch of non-existent memory is a precise abort with cause `BUSFAULT`, at the faulting instruction. *(D)*

2.3.2 A posted write that times out, and an uncorrectable memory error, are machine checks: imprecise and not restartable. A `FENCE` before a probe makes even a posted write precise at a known point. *(D)*

2.3.3 `PROBER` and `PROBEW` test whether an address can be read or written without faulting. *(D)*

2.3.4 Resetting the bus is a write to a register of the bus controller, not an instruction. *(D)*

Commentary. **Precedent.** A PDP-11 read timeout was an unrestartable bus error, fatal to the process; the `nofault` idiom of V6 and V7 existed to probe for devices without dying. **Improvements.** The read timeout is a precise, restartable abort, and `PROBE` does the work of the idiom. **Benefits.** A driver that probes for a device handles a missing one in a few lines of ordinary fault-handling code, which is the recoverability principle at work. **Modern comparables.** x86 machine checks and ARM's `SError` correspond to the imprecise class; PCI returns all ones for a read of a removed device, which every driver must then learn to distrust, and the pdp64 avoids that convention. **Impact.** *Kernel:* A driver probes a missing device in a few lines of ordinary fault handling. *Compiler:* None. *Hardware:* A timeout counter in the bridge and a way to make a read abort precise.

2.4 Coherence and the hand-off

2.4.1 Between processors the data caches are coherent without any software action, by snooping with three states (modified, shared, invalid), for two to four cores. *(D)*

2.4.2 Between a processor and a DMA device they are not: buffers are mapped uncached and the hand-off is explicit. *(D)*

2.4.3 The hand-off is five steps: the processor builds the descriptors and data in uncached memory, executes `FENCE`, writes the device's doorbell register; the device walks the descriptors, moves the data by DMA, writes the result and a status word, and raises an interrupt; the processor reads the result. *(D)*

2.4.4 The write that raises a device's interrupt cannot overtake the data writes that precede it on the same path. *(D)*

Commentary. **Precedent.** The 11/70's cache watched Unibus writes so that DMA appeared coherent; the VAX's Unibus adapter had buffered data paths that a driver had to purge. **Trade-offs.** Snooping the DMA path is expensive and DMA transfers are large, infrequent and have an explicit hand-off, so two mechanisms are used, each where it is cheap; the cost is that the processor reads received data from uncached memory, which is slow, and a cache-maintenance instruction would remove it for a non-coherent device that may come later. **Benefits.** No driver can forget a cache clean or invalidate, because there is none to forget. **Modern comparables.** x86 DMA is coherent; ARM and MIPS systems with non-coherent DMA need a DMA-mapping layer in the kernel to place cache maintenance correctly. **Impact.** *Kernel:* Uncached DMA buffers mean no driver cache code. *Compiler:* None. *Hardware:* A snoop port on each data cache for core coherence only; no snoop port for DMA.

2.5 Atomics on the bus

2.5.1 The atomics are defined on a monitor: a load-linked takes a reservation, a write by any initiator clears it, and a store-conditional succeeds only if it is intact; the Unibus's `DATIP`/`DATO` locked pair is not an architectural primitive. *(D)*

2.5.2 A device that writes memory shared with a core takes part by clearing reservations. *(D)*

Commentary. **Precedent.** The PDP-11's locked read-modify-write and the VAX's interlocked instructions are bus locks. **Trade-offs.** A lock is simple and a bottleneck as cores multiply; a monitor maps onto AXI's exclusive access and the memory systems of FPGAs and modern chips, at the cost of forward-progress rules. **Modern comparables.** RISC-V `LR`/`SC`, AArch64's exclusive loads and stores, and the large-system atomics that perform the operation at the memory. **Impact.** *Kernel:* Lock words and lock-free structures use the atomics of chapter 7. *Compiler:* C11 atomics lower to them. *Hardware:* A reservation monitor and an exclusive access, not a bus lock.

2.6 The bus as a device

2.6.1 The bus controller is itself a device with eight memory-mapped registers, through which the processor detects what is on the bus and asks it to map a device to an address range. *(D)*

2.6.2 The bus alerts the processor when a device enters or leaves. *(D)*

Offset	Register	Meaning
`0x00`	`ID`	bus controller, version, number of slots
`0x08`	`CONTROL`	enable events, rescan, reset the bus
`0x10`	`STATUS`	event pending, queue overflowed, busy
`0x18`	`SLOT`	select a slot
`0x20`	`INFO`	for the selected slot: present, type, version, window size, interrupt level
`0x28`	`MAPADDR`	the address at which the device's window appears
`0x30`	`MAPCTL`	enable the mapping; request an orderly eject
`0x38`	`EVENT`	next event (arrival, departure, fault) and its slot; zero if none

2.6.3 Each slot starts at a fixed 4 KB page; `MAPADDR` is for devices that need a particular address or size. *(P)*

2.6.4 An arrival or departure puts an event in a small queue and raises an interrupt; if the queue overflows a flag says events were lost and the driver rescans the bus, which is also what it does at boot. *(P)*

2.6.5 When a device leaves, its slot is marked absent at once: a read of its window is a precise bus fault, a posted write is dropped and counted, and its in-flight bus transactions are aborted. *(P)*

2.6.6 The queued work of a departed device stays in memory untouched, so the driver can read, save, resend or fail it. *(P)*

2.6.7 A device on Q64 may itself be a bus: a bridge presents the devices behind it as slots with the same registers as the bus controller, so any bus (PCI Express, USB, SATA, a legacy bus) can be connected to Q64 and its devices enumerated, to any depth, as USB devices are enumerated over a PCI Express bus. *(D)*

2.6.8 The kernel's enumeration is therefore one recursive walk: it reads a bus controller's slots, and a slot of the type "bus" is another bus controller to read. How a slot says it is a bus, how an arrival or departure behind a bridge is reported, and how the windows behind a bridge are mapped into device space are unspecified. *(S)*

2.6.9 A bus reset produces no slot events, so a reset is not mistaken for the removal of every device, and the `ID` register of every slot is defined after the bus has lost power. *(D)*

Commentary. **Precedent.** The VAX scanned its interconnect: `probenexi()` in 4.3BSD reads each nexus slot's status register, whose type field says what is plugged in; the Unibus had no enumeration at all, with devices at switch-set addresses and `badaddr()` probes, and nothing told the kernel when a device left. PCI sizes each device's windows by writing all ones to its base registers and assigns addresses; Amiga AutoConfig lets each board announce itself at a fixed address and be told where to live; NuBus gave each slot a fixed share of the address space. **Trade-offs.** A fixed page per slot needs no assignment step and limits the slot count; assignment on demand supports any layout at a few gates of logic per slot. **Improvements.** On a surprise removal PCI returns all ones, so every driver must treat all ones as a possible error; the pdp64 uses the precise bus fault the instruction set already defines, so the driver has a single recovery path. The queue's overflow rule makes boot and recovery the same code. **Benefits.** The kernel needs one fixed address, the bus controller's, to find every device, and the hand-off at boot shrinks to memory, cores and that address. **Modern comparables.** PCI Express enumerates through configuration space with hot-plug signalled by a slot-status interrupt; USB hubs report port changes through a status-change endpoint; NVMe and `virtio` keep their queues in host memory and re-queue them after a reset. **Impact.** *Kernel:* Enumeration is one loop over the slots; hot-plug is an interrupt and a queue the kernel drains. *Compiler:* None. *Hardware:* A slot register, an information register, an event queue of about eight entries and one presence bit per slot.

Commentary on 2.6.7 and 2.6.8. **Precedent.** The VAX did this: the Unibus hung off the VAX-11/780's interconnect through a Unibus adapter, a device on the nexus whose own registers include a table of map registers for DMA and whose Unibus memory (the devices' registers) appears in a window of its own (`UMEM780(i)` in `vaxuba/ubareg.h`, 4.3BSD); `unifind()` in `vax/autoconf.c` probes the devices behind each adapter. PCI-to-PCI bridges nest buses, a USB host controller (itself a PCI Express function) enumerates a tree of hubs and devices, and Thunderbolt tunnels PCI Express over a cable. **Trade-offs.** Each level adds a mapping of windows and a hop of latency, and a departure deep in the tree must be reported to a driver that does not know the path; the cure for the first is that a bridge's windows are ordinary device space (half the 40-bit address space is device space, section 2.1.6), and for the second that every bridge uses the same event register. **Improvements.** A new bus costs one bridge device and no change to the processor, the kernel's walk or the driver model, which is how the design stays small as buses change (the chapter 5 convention for storage, USB, network and display is the same pattern one level down). **Benefits.** Any bus a board offers is connected by a bridge; the PCI Express graphics card of section 3.5 is one such bridge. **Modern comparables.** PCI Express switches and bridges, USB hubs, Thunderbolt, CXL, and the device-tree and ACPI descriptions of nested buses. **Impact.** *Kernel:* one recursive enumeration routine and one hot-plug path for every bus. *Compiler:* none. *Hardware:* a bridge is a device with the standard registers plus a window translation, built once per bus type.

2.7 Still open

The bus chapter's open items, each with five options in the decisions document: the interrupt controller and routing (R1), starting the other cores and inter-processor interrupts (R2, B2), coherence beyond four cores (R3), the register layout and descriptor details (R5; chapter 5), the detail of the IOMMU (its five recommendations are accepted, errata 85), errors raised by devices (R7), virtualization (R8), and whether to use `virtio` devices in the emulator to reach an OpenBSD login sooner (Q10 and the roadmap).

Chapter 3 — Graphics: the terminal and its devices

Iteration two. *The devices of this chapter (VIC-64X with its 48-bit RGBA pixel, SID-64X with 48-bit samples, BLT64, and the eight-register face) are planned for the future, together with the author's 12-register network, sound and graphics cards (errata 75, 2026-11-03). The first iteration uses the most standard, secure and easy-to-support network, graphics and audio interfaces over PCI Express, NVMe and USB; this chapter describes what follows them. Statements keep their tags; the decisions of errata 73 and 74 stand.*

The pdp64's display is built on two machines, the Commodore 64 and the Blit terminal, modernised and extended, as memory-mapped devices: a video device, a sound device and a blitter, each with the eight-register face of chapter 5, and a driver for each that is a page of register writes. The pdp64 is an extension of the PDP-11 and its terminal is an extension of two older machines: from the C64 it takes video and sound as chips with registers, and from the Blit a framebuffer in the address space with a bit-block-transfer engine beside it. The idea in both is the same: a machine whose display is chips with registers, not a graphics card with a programming model, at a modern width. The processor never sees the display protocol: HDMI, like SATA and USB, is a transmitter chip on the board with its own standard, and the pdp64's side of it is a small set of registers. The terminal is the first thing a user sees and the first device the boot software drives. Tags: *(D)* decided; *(P)* proposed; *(S)* stub.

3.1 The terminal: VIC-64X, SID-64X and BLT64

3.1.1 The graphics terminal is based on two machines, not one: the **Commodore 64**, for its video and sound as chips with registers that a program writes, and the **Blit terminal** (Rob Pike's bit-mapped windowing terminal), for its framebuffer in the address space and the bit-block-transfer operation that moves rectangles of pixels. The pdp64 modernises and extends both. *(D)*

3.1.2 The video device VIC-64X is the Commodore 64's video chip (the VIC-II) extended: a framebuffer in the address space with 48-bit pixels, scanned out through a line buffer. A pixel is RGBA with 12 bits per channel (errata 73, the author's decision of 2026-10-24). The register formats and the other pixel formats are unspecified (3.2). *(D)*

3.1.3 The sound device SID-64X is the C64's sound chip (the SID) extended: voices with filters, and also a general sound path that is not limited to the SID's voices; audio samples are 48 bits (errata 74, the author's decision of 2026-10-24). The register formats and the layout of a 48-bit sample are unspecified (3.2). *(D)*

3.1.4 The blitter BLT64, the Blit's bit-block-transfer operation as a device, copies and combines rectangles of pixels with raster operations: registers for the source and destination base addresses, the strides, the width and height, a raster operation (the sixteen binary operations of source against destination and the common ternary ones), a mask or transparent colour, and a control register with direction, go, busy and interrupt on done. The device chat chose a three-operand `draw` instead (`decisions-pending.md` E3). *(P)*

3.1.5 Each of the three is a device in a slot: it is enumerated by the bus, mapped into its own 4 KB page, and found by its identification register like any other (chapters 2 and 5). The device chat put the C64 devices in one 8 KB window per process (`decisions-pending.md` E5). *(P)*

3.1.6 The framebuffer stays plain memory, so that software can draw without BLT64; the blitter is an assist that can be bypassed, not the only way to draw (the Blit authors' advice in 1985 was "transparent, so it can be bypassed"). *(P)*

3.1.7 Four raster operations are required of BLT64: store, OR, clear and exclusive-OR (these four sufficed on the Blit, and exclusive-OR dominated its use); the other twelve binary operations and the ternary ones are optional. *(P)*

3.1.8 Whether the video device has a hardware cursor or sprite is unspecified (the vertical-blank interrupt is 3.1.9); the Blit read the mouse position at the retrace interrupt and drew its cursor in software, in exclusive-OR. *(S)*

3.1.9 Every register of the video device that takes effect at a frame boundary is shadowed: one write to its `ARM` register latches them all together at the start of the next vertical blank, and a status bit says whether the arm was taken in this frame or missed it. A sticky underrun bit and an underrun counter report a scan-out that ran dry. The vertical-blank interrupt occurs at a fixed line of the frame, whose number a register holds. The sound path's audio clock relation (3.3.4) is part of the same mode setting. *(D)*

Commentary. **Precedent.** The Commodore 64's VIC-II and SID were chips whose registers a program poked directly, with a screen in memory that the video chip read by direct memory access; **the Blit**, Rob Pike's terminal, had a framebuffer in the address space and a bit-block-transfer operation that the terminal did in software (Pike, Locanthi and Reiser, 1985: the terminal had "no pixel-moving hardware"), where the Amiga and other 1980s machines added hardware blitters. The Blit was a Motorola 68000 machine (8 MHz) that received downloaded code, characters and editing messages from its host over a serial line and drew every pixel itself; its description as a precursor of the X11 protocol and of the NeWS window system is not stated by any source read *(S)*, while the lineage the sources confirm runs from the Blit's `mux` to 8½ and `rio` (`docs/kernel-pain-points.md` section 14I). The display was a small computer driven by messages, where here it is a set of devices on the bus driven by registers and descriptors, so the pdp64 needs no display protocol between host and terminal (the nearest thing is the descriptor ring of chapter 5); the pdp64's terminal takes the framebuffer and the bit-block-transfer operation from the Blit (the pdp64 adds the hardware engine, `BLT64`) and the video and sound chips from the C64, and both are modernised. The Blit authors give the cost of the split (a slow link, and a program in two halves) as the reason their design was what it was; the pdp64 avoids the split by putting the display on the bus. Plan 9 later moved its window system into files (`/dev/bitblt`, then `/dev/draw`) for the sake of size and remote use: a stream of small commands written to a device, the same shape as an entry in a descriptor ring (reading of the commands as a ring is an inference, not a source's statement). **Trade-offs.** The blitter covers scrolling a terminal, moving a window, drawing a glyph, filling a rectangle and exclusive-oring a cursor, which is the working set of a text-and-windows machine; it does not do three-dimensional graphics. `MCPY` is no substitute: it is one-dimensional and occupies the processor, where a blit has a stride and a raster operation and runs concurrently. 48-bit pixels (presumably 16 bits per channel) exceed what any display connector carries today, so the display device converts to the connector's depth on the way out; 48-bit audio samples likewise exceed what a converter takes, so the sound device keeps the precision for mixing and filtering and reduces it at the output. **Improvements.** The C64's video and sound registers were scattered and irregular; the pdp64 versions use the uniform register face, so one driver skeleton serves them. **Benefits.** The blitter is about 1,500 lookup tables and a line buffer, nearly all address arithmetic; the whole terminal is a handful of small devices. **Modern comparables.** Every embedded display controller has a 2-D blitter and a scan-out engine; sound chips are audio codecs behind an I2S interface. **Impact.** *Kernel:* a framebuffer, a sound and a blit driver are each a mapped page and a few register writes; no cache maintenance is needed because the framebuffer is uncached. *Compiler:* none. *Hardware:* a scan-out engine, a line buffer, a small address-arithmetic unit for the blitter and a mixer for the sound device, each independent of the processor and of the others.

3.2 The stub: the C64 and Blit documentation

3.2.1 The register-level definitions of `VIC-64X`, `SID-64X` and `BLT64` (register names, offsets, bit fields, the 48-bit pixel and sample formats, the sprite, raster-interrupt and voice models inherited from the C64, and the bit-block-transfer operations and windowing model inherited from the Blit) are a stub: only the `BLT64` registers listed in 3.1.4 are specified. The author's earlier device chat decided much of the rest (register conventions, the 8502 island, the display rules); it is extracted in `docs/c64-devices-from-chat.md` and awaits adoption (`decisions-pending.md` E1 to E11). *(S)*

3.2.2 What is fixed: the devices exist, they follow the eight-register convention in the terminal's slots, and the interrupt, `FENCE` and uncached-framebuffer rules of section 3.4 apply. *(S)*

Commentary. This section is the placeholder for the C64- and Blit-derived specification. The Blit side draws on the papers read in section 14I of `docs/kernel-pain-points.md` (the four primitives `bitblt`, `texture`, `segment` and `point`, the `Bitmap`, `Rectangle`, `Point` and `Texture` types, half-open rectangles, and overlapping windows with obscured parts kept off screen); the video chip is built after the platform it runs on. **Impact.** *Kernel:* none until defined. *Compiler:* none. *Hardware:* the block RAM budget (section 3.4) is settled before the video device is built.

3.3 How the terminal drives HDMI and the other ports

3.3.1 The display connector is standard kit: HDMI (and DVI and DisplayPort) is a transmitter chip that takes pixels and sync signals in parallel and does the link protocol, the encoding and the electrical signalling itself; on the first board it is the DE10-Nano's ADV7513, set up once over an I2C-style control bus. *(D)*

3.3.2 The video device's output side is therefore a pixel stream with horizontal and vertical sync, a clock and a data-enable, which is what every such transmitter accepts; the device's registers set the mode (width, height, blanking, pixel clock, the pixel format), the base address of the framebuffer and the display on and off. *(P)*

3.3.3 Other ports are the same shape: a different transmitter (VGA digital-to-analogue converter, DisplayPort, an LVDS panel) takes the same pixel stream, so the pdp64's side does not change, and each port is one more slot or one more output of the video device. *(P)*

3.3.4 The sound device's output is likewise a standard digital audio stream (I2S or the HDMI audio channel) into a converter or the transmitter. The processor never sees the HDMI packets, but whoever sets the mode must also program the audio clock relation: the transmitter needs N (and CTS, or a hardware CTS calculation) for each pixel clock and sample rate, and a driver such as the ADV7511's computes both. *(P)*

3.3.5 The ports that carry data, SATA for storage and USB for peripherals, follow the same pattern: the protocol is in the chip or controller block, and the processor's side is a slot with the common registers and a ring (chapter 5). *(D)*

Commentary. **Precedent.** The MiSTer framework on the DE10-Nano already does exactly this (the retro cores produce a pixel stream and the framework's scaler and the HDMI transmitter do the rest), which is why the plan buys HDMI there. **Trade-offs.** The control bus of the transmitter needs a small amount of one-time setup that a boot routine does by writing a few registers; the pixel clock must be generated to the mode, which on an FPGA is a phase-locked loop and in silicon is the same block. **Improvements.** Because the interface is a stream and a register set, replacing the transmitter or the connector changes nothing above the video device, as a SATA controller behind its ring can be replaced without changing the disk driver. **Benefits.** No part of the operating system carries an HDMI, SATA or USB protocol stack: each is one driver of the common shape. **Modern comparables.** Single-board ARM computers with a display controller and an HDMI transmitter; the video output of every SoC. **Impact.** *Kernel:* a display driver sets a mode and a base address and nothing else; hot-plug of a monitor is a bus event if the transmitter reports one. *Compiler:* none. *Hardware:* a pixel generator, a clock and an off-chip transmitter; no protocol logic in the pdp64's own gates.

3.4 The framebuffer, the memory type and the memory budget

3.4.1 The framebuffer is mapped with the uncached memory type, or the processor's writes sit in the data cache while the video device scans out stale memory; a `fence` separates writing a device's registers from setting its go bit. *(D)*

3.4.2 On the first board the block RAM (about 5.5 megabits on the DE10-Nano) cannot hold a modern frame (a 1920 by 1080 frame at 32 bits is 8.3 MB, and at the 48-bit pixel of 3.1.2 it is 12.4 MB), so the framebuffer lives in main memory and the block RAM holds the scan-out line buffer of a few kilobytes. *(D)*

3.4.3 The block RAM budget (caches, translation buffer, the blitter's scratch and the sound voices' state) is settled before the video device is built. *(D)*

3.4.4 If the address-space split of section 2.1.6 is adopted, the framebuffer is ordinary memory in the lower half and the devices' registers are in the upper half, so a page-table entry that maps the framebuffer as a device (or a register page as cached memory) is detectably wrong. *(P)*

Commentary. **Trade-offs.** An uncached framebuffer makes a single pixel write slow and a long run of writes no slower per byte, which suits the blitter (it writes the bus directly) and punishes pixel-by-pixel drawing from the processor, which is what a blitter is for. **Modern comparables.** Write-combining memory types on x86 and ARM serve the same purpose. **Impact.** *Kernel:* the mapping rule is one memory-type value in the page-table entry. *Compiler:* none. *Hardware:* the scan-out reads main memory by bus mastering, which competes with the processor for bandwidth.

3.5 A standard graphics card

3.5.1 A PCI Express graphics card is not excluded by the architecture: a bridge could present PCI Express functions as slots on the bus, enumerated like any other device. *(P)*

3.5.2 Against a standard card: PCI Express configuration space, base-address mapping and message-signalled interrupts, a driver stack for a programming model that for some vendors must be reverse-engineered, the card's firmware and the initialisation a PC's firmware performs, and no hard PCI Express block on the first board (the Cyclone V and the Zynq 7020 lack one; a Zynq UltraScale+ has it). *(D)*

3.5.3 On the other side PCI Express is a standard enumerated bus, which suits the bus-as-a-device design (each function a slot, as each USB device is), and OpenBSD carries graphics drivers for several vendors' cards ported from Linux *(not confirmed in the sources read). (P)*

Commentary. **Trade-offs.** The terminal described here works on the first board and costs a few thousand lookup tables; a standard card needs a root complex, which is a large block when it is not already on the chip, and a graphics driver ported to the pdp64, which is a larger task than the architecture. **Modern comparables.** PowerPC and RISC-V workstations plug in PCI Express graphics cards with open drivers. **Impact.** *Kernel:* a PCI Express card would need a large graphics driver ported. *Compiler:* none. *Hardware:* a PCI Express root complex and bridge to the bus.

Chapter 4 — Boot, the BIOS, the disk label and the GPT

The machine starts the way the PDP-11 did: a small ROM in the controller chip loads one block from the boot device and jumps to it, and every later stage is an ordinary program, open source, compiled by the project's own compiler. The chapter covers what starts the machine, what takes the place of a BIOS, how the disk is laid out, how other cores and devices are started, and why UEFI is not used. The full review of how other systems boot is `../boot.md`. Tags: *(D)* decided; *(P)* proposed.

4.1 What takes the place of a BIOS

> ***PCI Express.*** *Since errata 75 and 80 (2026-11-03) Q64 is PCI Express, backward compatible, with convenience and security circuitry added on top, and storage is NVMe and USB; the standard network, graphics and audio devices are virtio-net, virtio-gpu and virtio-snd over the virtio PCI Express transport (errata 79). Devices are enumerated by PCI Express configuration space and base-address registers and interrupt by MSI-X, which replace the slot numbers, the slot-derived vectors and the eight-register device rule of the statements below (errata 80, in outline). Where this chapter finds devices by slot, the boot ROM finds them by PCI Express enumeration; the full rewrite of the chapter waits for the author's answers to the remaining items of* `decisions-pending.md` *Part F. Statements keep their tags.*

4.1.1 The pdp64's "BIOS" is the controller chip's boot ROM and its monitor. It brings up the machine, loads the first block, and offers a console monitor when nothing boots. It has no resident services and nothing is called after boot. *(P)*

4.1.2 The boot software is open source and part of the specification: the ROM and monitor, the first-block program, the second-stage loader and the boot tools. *(D)*

4.1.3 Everything in the project, the boot software included, is under the BSD 2-clause licence. *(D)*

Commentary. **Precedent.** A BIOS did four jobs: hardware bring-up and self-test, the first code (read the boot sector and jump), a runtime library of device services called by software interrupt (the "I/O" in its name), and configuration. UEFI replaced the second and third with a loader file and a set of boot and runtime services, and the other architectures have the same roles under other names: Open Firmware on SPARC and PowerPC, U-Boot with trusted firmware on ARM, OpenSBI on RISC-V, the SRM console on Alpha, the console processor on the VAX, and the boot ROMs and `ODT` monitor on the PDP-11. **Trade-offs.** The pdp64 needs only the first, second and fourth jobs in a small form. The third disappears because the devices have one uniform register layout (chapter 5) that the loader and the kernel share, so the loader needs no firmware to read a disk. The cost is that the second-stage loader carries its own drivers, which is small because a driver drives a small register set (the common eight and a few of its own). **Improvements.** There is no firmware API to specify, no compatibility layer, no resident management code and no closed blob at the bottom of the trust chain. **Benefits.** The failure cases reduce to one: the first block did not load, and the monitor is the recovery. **Modern comparables.** x86 firmware keeps resident system-management code that the operating system cannot see; arm64 and RISC-V servers need trusted firmware and, usually, UEFI beside it. **Impact.** *Kernel:* There are no firmware services to call or to bug-fix. *Compiler:* The ROM, loader and tools are built by the project's own compiler. *Hardware:* A boot ROM of a few hundred bytes to a few kilobytes, with a driver per boot device.

4.2 The reset state and the first block

4.2.1 At reset the controller brings up memory, holds every core in reset, and looks for a boot device in a fixed order: disk or flash, then SD card, then the serial line. *(P)*

4.2.2 It reads block 0 of the first device that answers into low memory, checks the `0x55AA` signature in the last two bytes, and starts core 0 at that address. It does not parse a partition table. *(P)*

4.2.3 Core 0 starts in kernel mode at priority 7 with translation off (every address physical), `VBR` zero and the user-memory guard clear; `r0` holds the boot device number, `r1` the address of the boot-information block, `r14` the top of the first 64 KB of memory, and the other registers are zero. *(P)*

4.2.4 If no boot device answers, or a key is held at power-up, the monitor runs on the serial console. *(P)*

Commentary. **Precedent.** The PDP-11 read block 0 of the boot device into low memory and jumped to it, from a boot ROM or a few words keyed in on the front panel; the VAX console processor did the same with the boot block and passed the boot device in registers; the mainframe's IPL record and the Alpha console's boot block are the same idea. In V7 the second stage was about 250 lines of PDP-11 assembler that read a pathname and loaded the kernel. **Trade-offs.** A boot ROM with a driver per boot device is more code in the controller than a "jump to a fixed flash address" scheme, and much less than firmware; the first block must fit in one sector. **Improvements.** The reset state is specified in full, where the earlier machines left it to the console. **Benefits.** The first stage is the same on every board. **Modern comparables.** A PC's BIOS reads one 512-byte sector; ARM boards load a first-stage loader from the boot medium; UEFI runs a file from a FAT partition. **Impact.** *Kernel:* The reset state is fully specified, so the first kernel code makes no guesses. *Compiler:* The first block is 446 bytes of assembler. *Hardware:* The ROM reads one block and starts one core.

4.3 The disk: a GPT around the BSD label

4.3.1 The disk carries a GUID partition table with a protective MBR; the operating system's own partition holds the BSD disk label, which names the root, swap and other partitions. *(D)*

4.3.2 Block 0 is the protective MBR, so the first stage lives in its 446 boot-code bytes, carrying a short block list (start block, count, load address) to the second stage; neither the ROM nor the first stage parses the GPT. *(P)*

4.3.3 Inside the BSD partition, the label is at sector 1, offset 0; the boot area is 8192 bytes at the start of the partition; the file system begins after it, its superblock at offset 8192. *(D)*

Sector (512 bytes) of the BSD partition	Contents
0	the partition's own boot block
1	the disk label, at offset 0
2 to 15	the rest of the 8 KB boot area
16 on	the file system, superblock at offset 8192

4.3.4 Sector counts are 64-bit throughout; the label has 16 partitions and its sizes carry high fields beyond 32 bits. *(D)*

Commentary. **Precedent.** V7 had no partition table on the disk: each driver compiled in an array of eight sizes and starting cylinders (`hp_sizes[8]` in `hp.c`), and changing the layout meant recompiling the kernel. The disk label arrived with 4.3BSD-Tahoe in 1988, in sector 0 or 1 "possibly offset from the beginning to leave room for a bootstrap", with the magic number `0x82564557`; OpenBSD's label is its descendant, with the same magic number, 16 partitions and 64-bit sizes. In the OpenBSD tree seven architecture headers put the label at sector 1 offset 0 (amd64, i386, arm, arm64, riscv64, hppa, powerpc64); Alpha and SPARC64 put it at sector 0. The PC used the MBR, a four-partition table in sector 0 with 446 bytes of boot code, and UEFI requires the GPT, whose header is in the second block, with a backup at the end of the disk and a protective MBR in block 0. **Trade-offs.** The label alone would have been the smallest design and would have been unreadable to other systems' tools; the GPT wrapper costs a GPT reader in the second stage and the kernel (OpenBSD's kernel already has one) and puts the protective MBR in block 0, and gives a disk that other operating systems and partitioning tools recognise. Following the majority on the offsets means the port adds one header of a dozen lines. **Improvements.** The first stage does not depend on a GPT that may be damaged, so a corrupted table cannot stop the machine reaching the second stage, which can repair it. **Benefits.** The label code, `disklabel`, `newfs` and `installboot` come with OpenBSD. **Modern comparables.** BSDs on UEFI machines use a GPT with the label inside an OpenBSD-type partition and a FAT partition for the loader; Linux has no scheme of its own. **Impact.** *Kernel:* The label code, `disklabel`, `newfs` and `installboot` come with OpenBSD. *Compiler:* None. *Hardware:* None.

4.4 The second stage and the hand-off

4.4.1 The second stage is a program in C that understands the root file system, reads the GPT and the label, loads `/bsd` (an ELF file) and jumps to it with `r0` and `r1` as before and a command line in the boot-information block. *(P)*

4.4.2 The boot-information block names the memory ranges, the core count, the address of the bus controller and the slots of the boot device and the console; the kernel enumerates every other device by asking the bus. *(P)*

4.4.3 The block's layout is defined once, in a grammar from which the headers are generated, and carries a checksum and a version. *(P)*

4.4.4 The boot-information block carries the video device's base address, size, pitch and pixel format when the boot loader has set it up, and nothing about the device's clock or power state is changed behind the kernel: its pixel clock stays up until the kernel's driver owns the device. *(D)*

Commentary. **Precedent.** The VAX passed a restart parameter block, the Alpha a hardware restart parameter block, both fixed-layout records of the machine; the PDP-11 configured the kernel for the machine at build time and probed device addresses; x86 uses ACPI tables, and arm64 and RISC-V use a device tree. **Trade-offs.** A fixed-layout block with a checksum has two failure cases (bad checksum, unknown version), against the parser a device tree or ACPI requires; a device tree has the advantage that OpenBSD's arm64 and riscv64 ports already parse one and attach drivers from it, which could save kernel code if the port reuses many of their drivers. **Improvements.** Because the bus describes its own devices, the block shrinks to memory, cores and the bus controller's address. **Benefits.** The hand-off is a struct; the generated header cannot disagree with the loader. **Modern comparables.** The device tree and ACPI are the two standard answers. **Impact.** *Kernel:* The hand-off is a structure the kernel reads. *Compiler:* The header is generated from one grammar, so it cannot drift from the loader. *Hardware:* None.

4.5 Starting the other cores and the devices

4.5.1 The controller holds every core except core 0 in reset; a write to a core's start register in the controller gives it an entry address and an argument and releases it into kernel mode at priority 7, with its core number in `r0` and the argument in `r1`. *(P)*

4.5.2 A stuck core is reset by a write to a core-reset register. *(P)*

4.5.3 A device is initialised by writing its `INIT` bit and waiting for `READY`; a device that wants firmware is given it through a descriptor operation once the root file system is available, and a device the boot depends on needs no firmware. *(P)*

Commentary. **Precedent.** On x86 the boot core sends INIT and START-UP interrupts through the APIC and each other core wakes in 16-bit real mode, then has to be walked through protected mode into 64-bit mode by a trampoline: the Linux `smpboot.c` is 1,528 lines and the real-mode code another 1,258. arm64 uses a firmware call (PSCI) in 124 lines or a spin table in 127; RISC-V asks the firmware to start a hart in 108 lines or spins in 58. The VAX's console processor started its other processors. **Trade-offs.** The pdp64 has no mode ladder, so a core can start in its normal mode at any address and the whole protocol is one register write, at the cost of a small register block in the controller. **Improvements.** There is no trampoline and no firmware call. **Benefits.** Fewer lines than any system measured and one recovery path, a core reset. **Modern comparables.** PSCI, the SBI hart-state calls, and x86's INIT and START-UP sequence. **Impact.** *Kernel:* Starting a core is a register write and a device start is `INIT`. *Compiler:* None. *Hardware:* A start register and a reset hold per core; an `INIT` bit per device.

4.6 Why UEFI is not used

4.6.1 The pdp64 does not use UEFI: its boot is the block-0 route of sections 4.2 and 4.3, its hand-off is the boot-information block, and its devices describe themselves. *(P)*

4.6.2 The hand-off and the second stage are kept simple enough that a UEFI shim could be written by someone who wanted one. *(P)*

Commentary. **Precedent.** UEFI is a firmware specification of boot services, runtime services, a memory map, the GPT, the PE/COFF executable format and a driver model, implemented usually by the open-source EDK II or by a vendor. Its aim is that one installer boots on any machine that offers it. OpenBSD's arm64 and riscv64 ports use UEFI and a device tree, and its own loaders for them are 7,195 and 4,513 lines; for amd64 the loaders total 15,440 lines, including a BIOS boot block of 862 lines and a second stage of 189 beside the UEFI loader of 4,593. **Trade-offs.** UEFI would let existing generic loaders run unchanged, offers a standard memory map and a secure-boot chain, and costs a great deal of firmware (an EDK II port to a new architecture, in a new executable format), adds failure modes (variable storage, drivers, boot-order state), enlarges the attack surface, and still needs a device tree or ACPI to describe the devices. **Improvements.** The pdp64 has one architecture and one platform description, which is the case UEFI was not built for. **Benefits.** Smaller (principle 1), fewer failures (principle 2), fewer gates and less flash (principle 3). **Modern comparables.** x86 servers, arm64 servers and RISC-V servers all use UEFI; OpenBSD itself still ships a BIOS-style loader beside the UEFI one on amd64. **Impact.** *Kernel:*

No firmware interface, no UEFI services, no memory-map translation. *Compiler:* No PE/COFF format in the toolchain. *Hardware:* A smaller flash and no firmware stack.

4.7 Recovery

4.7.1 The controller's ROM includes a monitor reached on the serial console when nothing boots: examine and deposit memory and registers, load a program over the serial line, start at an address or from a named device, reset a core, reset the machine. *(P)*

4.7.2 A hardware watchdog restarts the machine if the kernel hangs. *(P)*

Commentary. **Precedent.** The PDP-11's console `ODT`, a monitor in ROM for examining and depositing memory and starting at an address, and the VAX console processor were the way in when nothing booted. **Trade-offs.** A monitor is a few hundred bytes of ROM and needs a working serial port and nothing else. **Benefits.** The same monitor brings up a new board before any boot device works, and it is the simplest recovery path of all: it needs the least code to write. **Modern comparables.** U-Boot's console and OpenSBI's debug console fill this role; PC firmware has a setup screen. **Impact.** *Kernel:* A monitor is the way in when nothing boots. *Compiler:* None. *Hardware:* A serial port and a few hundred bytes of ROM.

4.8 Still open

The boot chapter's open items, in `../boot.md`: the address the first block is loaded to, the partition type of the boot partition (and whether a dedicated boot partition is needed at all, since the first stage's block list can point at the second-stage file in the root file system), the device-tree option, the details of the GPT, which are not checked against the UEFI specification, and the PDP-11 power-up behaviour and the VAX and Alpha boot protocols, which are not checked against their manuals.

Chapter 5 — The device driver model

A driver on the pdp64 is a short ordinary program: it maps a device's page, writes its registers (at least eight), hands the device descriptors in memory, and finds them marked done, and because the device is always the same shape the same driver skeleton serves a disk, a network card and a serial line. The chapter gives the driver writer's view of the memory-mapped registers and of DMA: what a driver sees, the uniform eight-register convention and its descriptor, the life of a driver from probe to detach, how data moves and what the driver need not do, the default devices, how errors and departures are handled, interrupts, and how this maps onto OpenBSD's driver interfaces. The bus the devices sit on is chapter 2. Tags: *(D)* decided; *(P)* proposed. A driver is small because a device is eight registers.

5.1 What a driver sees

> ***PCI Express.*** *Since errata 75 and 80 (2026-11-03) Q64 is PCI Express, backward compatible, with convenience and security circuitry added on top, and storage is NVMe and USB; the standard network, graphics and audio devices are virtio-net, virtio-gpu and virtio-snd over the virtio PCI Express transport (errata 79). Devices are enumerated by PCI Express configuration space and base-address registers and interrupt by MSI-X, which replace the slot numbers, the slot-derived vectors and the eight-register device rule of the statements below (errata 80, in outline). The eight-register convention and its descriptor describe the pdp64's own devices (the iteration-two cards of chapter 3) and the shape of a driver; the standard devices of iteration one are PCI Express devices with their own drivers; the full rewrite of the chapter waits for the author's answers to the remaining items of* `decisions-pending.md` *Part F. Statements keep their tags.*

5.1.1 A device is at least eight 64-bit registers at the start of its own 4 KB page (a larger device takes more pages, section 5.2.1), and the page is mapped with the device memory type, strongly ordered. *(P for the page per device; D for the memory types)*

5.1.2 A driver reaches a register with an ordinary load or store; there are no input or output instructions and no port space. *(D)*

5.1.3 The registers are 64 bits wide, naturally aligned and accessed whole; the machine is little-endian throughout, so a driver has no byte-order or byte-lane cases. *(D)*

5.1.4 Accesses to a device page happen in program order; one `FENCE` separates the last write to memory the device will read from the write of the doorbell. *(D)*

Commentary. **Precedent.** A V7 driver is a structure laid over a fixed address: `rk.c` declares `struct device { int rkds; int rker; int rkcs; int rkwc; caddr_t rkba; int rkda; }` and a pointer to it at `0177400`, and reads and writes the fields. **Trade-offs.** One page per device wastes address space and no memory, and lets the kernel give one device to one protection domain. **Improvements.** The register's address is a virtual address the kernel maps, so the driver is position-independent and the same code serves any slot. **Benefits.** There is no accessor layer to learn and nothing to get wrong with endianness or alignment. **Modern comparables.** Linux and BSD wrap register access in an accessor (`readl`, `bus_space_read_8`) to hide port and memory differences and byte order; on the pdp64 those wrappers reduce to a load or a store. **Impact.** *Kernel:* No accessor layer: a register access is a load or a store. *Compiler:* Register access is a 64-bit `volatile` load or store through a pointer to a structure. *Hardware:* A device is decoded by page address; its eight registers are an eight-way decode within the page.

5.2 The device convention: eight registers (at least) and DMA

5.2.1 Each device is at least eight memory-mapped registers and moves its data by DMA. *(D)* Eight is the minimum every device has, not a limit: a device that needs more (a controller with many queues, a framebuffer, a display's mode and palette registers) maps a larger window in its slot, the first eight registers keep the common layout, and the rest are the device's own. *(D)*

5.2.1a The storage interfaces are all this one pattern: SCSI, ATA, SATA and NVMe each present a command queue in host memory, a doorbell and a completion in memory, which is the ring and the descriptor of 5.2.3 with a different descriptor body; an NVMe controller's submission and completion queues are the closest existing form of it. A disk driver for any of them is the same skeleton with a different command encoding. *(D)*

5.2.2 The first three registers are the same in every device: `ID`, `CONTROL` and `STATUS`. *(P)*

Offset	Register	Meaning
`0x00`	`ID`	type, variant, version, feature bits (read-only)
`0x08`	`CONTROL`	enable, `INIT` (initialise yourself), interrupt enable
`0x10`	`STATUS`	`READY`, `ERROR`, `BUSY`, error code
`0x18`	`RING_BASE`	physical address of the descriptor ring
`0x20`	`RING_SIZE`	the ring's size in entries (a power of two)
`0x28`	`DOORBELL`	write the producer index to start work
`0x30`	`IRQ`	cause bits (complete, error, attention); write 1 to clear
`0x38`	`DEVICE`	device-specific (for the polled devices, the data register)

5.2.3 A transfer is a 32-byte descriptor in a ring in host memory: four 64-bit words giving an operation and flags, a status field the device writes, a length, a buffer address, an argument (a block number, for a disk) and a result the device writes. *(P)*

```
word 0:  OP(8) FLAGS(8) STATUS(16) LENGTH(32)     FLAGS: OWN, STARTED, INTERRUPT, MORE
word 1:  ADDRESS (physical)
word 2:  ARGUMENT
word 3:  RESULT (written by the device)
```

5.2.4 The host sets `OWN` when it hands a descriptor to the device; the device clears it when it is finished, after writing the data, the status and the result. Progress is therefore in memory, not in the device. *(P)*

5.2.5 `INIT` makes a device initialise itself without touching the ring; a device may take a firmware image through an ordinary descriptor operation; boot-critical devices work without any image. *(P)*

5.2.6 Operations common to all devices: no-op, identify (the device writes an identification block into a buffer) and load-firmware; each device adds its own from `0x10`. *(P)*

5.2.7 A device that carries traffic in two directions (a network card, a serial line) is two slots, one ring each; a console, a timer and an entropy source are polled devices with their data in the last register. *(P)*

Commentary. **Precedent.** The V7 RK11 disk is six registers (drive status, error, control and status, word count, bus address, disk address) with DMA by a word count and a bus address; the 4.3BSD DEUNA Ethernet is four registers plus transmit and receive rings in memory, each ring entry holding a segment length, an address, flags and errors, with an `OWN` bit that is zero when the descriptor belongs to the driver. The proposal is the second design, kept uniform. **Trade-offs.** A single ring per device makes duplex devices two slots, which is simple and slightly unusual, in exchange for in-order completion and no out-of-order bookkeeping; the ownership bit costs one status write per descriptor. **Improvements.** Because progress lives in the descriptor and not in a device register, a driver can recover from a departed or reset device with one routine: scan the ring for descriptors that are not done, then read, save, resend or fail them. **Benefits.** A driver is a skeleton shared by all devices, and the hardware is one reusable ring engine that fetches a descriptor, hands the operation to the device's own logic and writes the status back. **Modern comparables.** `virtio` rings, NVMe's submission and completion queues, the descriptor-done bit of Intel Ethernet controllers and the command lists of SATA controllers are all rings with a done mark; the 16550 serial chip is the classic eight-register device. **Impact.** *Kernel:* One driver skeleton serves every device, and the layout is the same for a disk, a network card and a serial line. *Compiler:* The descriptor is a 32-byte aligned C structure, and register offsets are generated constants. *Hardware:* One reusable ring engine fetches a descriptor, hands the operation to the device's logic and writes the status back.

5.3 The life of a driver

5.3.1 *Probe.* The kernel reads the bus controller's slots (section 2.6), reads each present device's `ID` register, and matches the type and version against the drivers it has. *(P)*

5.3.2 *Attach.* The driver maps the slot's page, writes `INIT`, waits for `READY`, and reads the device's identification block by submitting an identify descriptor. *(P)*

5.3.3 *Run.* The driver puts the ring in uncached memory, writes `RING_BASE` and `RING_SIZE`, fills descriptors with `OWN` set, executes `FENCE`, and writes `DOORBELL`; a descriptor is complete when the device has cleared `OWN`, which the driver sees by polling or by the interrupt. *(P)*

5.3.4 *Fail.* A failed descriptor completes with an error code in its status; a device that stops answering is reset with `INIT` and its ring reprogrammed from the first descriptor that is not done. *(P)*

5.3.5 *Detach.* A departure event, or a bus fault from an absent slot, tells the driver to stop; it reads, saves, resends or fails the descriptors still queued. *(P)*

Commentary. **Precedent.** A V7 disk driver is a strategy routine that queues a buffer, a start routine that writes the registers, and an interrupt routine that completes the buffer; 4.3BSD's Unibus drivers add a probe routine that tests whether a device answers at an address and an attach routine, which BSD's autoconfiguration calls in order. **Trade-offs.** The five steps are the same for every device, so the work that differs is the personality: what the operations mean. **Improvements.** Probe reads the bus and not a configuration file, and detach is a defined path because the bus reports departures. **Benefits.** A new device is a new set of operations in a driver that already has the skeleton. **Modern comparables.** OpenBSD's autoconfiguration calls a driver's `match`, `attach` and `detach` functions; Linux's driver model has `probe` and `remove`. **Impact.** *Kernel:* The five steps are the same for every driver, so only the operations differ. *Compiler:* Nothing special. *Hardware:* The `INIT` and `READY` handshake is a small state machine in each device.

5.4 DMA and the hand-off

5.4.1 Buffers and descriptors are in memory mapped uncached, and the driver does no cache clean or invalidate. *(D)*

5.4.2 A device addresses physical memory directly, with 40-bit addresses, and the driver gives it physical addresses; until an address-translation unit for devices exists, every device must be able to address all of memory. *(P)*

5.4.3 A buffer that crosses a page is described by several descriptors chained with the `MORE` flag; the driver does not make buffers contiguous. *(P)*

5.4.4 The device writes the data, then the status and result, then clears `OWN`; the driver reads `OWN` and then the data. *(P)*

Commentary. **Precedent.** The Unibus carried 18 address bits, so the VAX and the larger PDP-11s had map registers (`ubalonce` in 4.3BSD) translating device addresses to memory, and the VAX's adapter had data paths a driver had to purge before reading; the 11/70's cache watched DMA writes so that the data appeared coherent. **Trade-offs.** Uncached buffers make the processor's reads of received data slow, in return for a driver that cannot forget a cache operation; a non-coherent device that came later would call for cache-maintenance instructions. No address-translation unit means no protection from a faulty or malicious device. **Benefits.** The sequence build, `FENCE`, doorbell, complete is the whole of the hand-off. **Modern comparables.** ARM and MIPS systems with non-coherent DMA need a DMA-mapping layer that places cache maintenance; x86 DMA is coherent; `swiotlb` in Linux copies for devices that cannot address all memory. **Impact.** *Kernel:* No cache clean or invalidate in any driver, so none can be forgotten. *Compiler:* None. *Hardware:* DMA goes around the processor's data cache, so the cache needs no snoop port for devices.

5.5 The default devices

5.5.1 The **disk** has the operations read, write and flush at 512-byte sectors, with the block number in the argument word; its identification block gives the capacity in sectors and the sector size; the boot ROM reads block 0 with one descriptor. *(P)*

5.5.2 The **network card** is a transmit slot and a receive slot: the transmit ring carries frames to send, the receive ring carries buffers the host posts and the device fills, completing each with the frame length; link changes raise an attention interrupt. *(P)*

5.5.3 USB is presented by a controller chip that does the protocol and the enumeration and shows each attached device as a slot on the bus with the personality of its class: a mass-storage device looks like a disk, a keyboard or mouse like a receive-only device, a serial adapter like a console. *(P)*

5.5.4 The **console** is a polled serial device with a transmit-ready and a receive-ready bit and one data register; the **timer** is a 64-bit free-running counter, a compare register and a control register; the **entropy source** returns 64 random bits from its data register and fills buffers by descriptor. *(console and timer D; entropy P)*

5.5.5 A device raises one interrupt line at the level its slot asks for, with the vector numbered from the slot. *(P)*

Commentary. **Precedent.** The PDP-11 had a disk with eight registers, a serial line with four, and network controllers with rings; this is the same set with a common layout. **Trade-offs.** USB in eight registers is the hard case: a conventional host controller exposes command, event and transfer rings and many registers. Presenting each device as a bus slot moves the protocol into the controller chip, which costs gates or a small embedded processor in the controller and takes the USB stack out of the operating system; the alternative is a conventional ring-based host controller, which an existing operating-system USB stack can drive at the price of that large stack. The choice between them is undecided. **Improvements.** Treating every USB port as a hot-pluggable slot reuses the bus's own enumeration and hot-plug machinery instead of a second one. **Benefits.** A disk driver written for the bus disk works for a USB disk. **Modern comparables.** `virtio` block and network devices have the same shape; xHCI is the conventional USB controller; a USB-to-Ethernet adapter appears to the host as a network class device. **Impact.** *Kernel:* A disk driver written for the bus disk also drives a USB disk; the network card is two slots. *Compiler:* None. *Hardware:* Each personality is a small block of logic behind the common ring engine; the USB protocol, if done in the controller, is where the gates go.

5.6 Errors, departure and recovery

5.6.1 A descriptor's status carries a code: success; bad operation; bad address (a DMA access faulted); bad length; media error; not ready; aborted (the device was reset); bad image. *(P)*

5.6.2 A device that is reset with `INIT` leaves its ring in memory untouched and clears its ring registers; the driver reprograms them and starts at the first descriptor that is not done. *(P)*

5.6.3 A device that leaves the bus leaves its queued work in memory; the driver finds it by scanning the ring from its last completed descriptor. *(P)*

5.6.4 Operations are repeatable where possible (reads, writes of the same data, sends, buffer posts, identify), so that resending an unfinished descriptor is safe; an operation that must not run twice carries a `STARTED` flag so the driver can tell "never started" from "started, outcome unknown". *(P)*

Commentary. **Precedent.** 4.3BSD's `ubareset()` resets the Unibus adapter and then calls each driver's reset routine, so each driver re-issues what was pending: resending as a design, driver by driver. **Trade-offs.** The cost is a status write per descriptor and the ordering rule between data and the done mark. **Improvements.** One recovery routine serves a device that fails and is reset, a device replaced by another, and, with a saved ring, a hand-over between cores. **Benefits.** This is the recoverability principle in the driver: fewer failure outcomes (the precise bus fault, not all ones on a removed device) and one path to recover from any of them. **Modern comparables.** NVMe and virtio drivers requeue outstanding requests after a reset; PCI returns all ones for a read of a removed device. **Impact.** *Kernel:* One recovery routine handles a failed, reset, replaced or departed device. *Compiler:* None. *Hardware:* The device writes data before status before clearing the ownership bit, and the bus keeps one presence bit per slot.

5.7 Interrupts from devices

5.7.1 A device raises one interrupt line, at the priority level its slot asks for, and its cause is in the `IRQ` register, where each bit is cleared by writing a 1. *(P)*

5.7.2 The vector of a device interrupt is its slot number added to 64. *(P)*

5.7.3 A polled device (the console, the timer, the entropy source) may be used with its interrupts masked. *(D)*

5.7.4 A changeable interrupt target is changed with its vector masked and then read back, or is a single atomic register write. *(D)*

Commentary. **Precedent.** A PDP-11 device asserted one of four bus-request lines and supplied its own vector, set by switches on the card. **Trade-offs.** A vector derived from the slot needs no per-device switch and no assignment, and limits the device interrupts to 192 slots. **Benefits.** A driver's interrupt routine reads one register to learn why. **Modern comparables.** The causes and the write-one-to-clear convention are those of most memory-mapped controllers; message-signalled interrupts, which need no line, are an open option. **Impact.** *Kernel:* An interrupt routine reads one register to learn why and clears it by writing the same bits. *Compiler:* None. *Hardware:* One line per device into an eight-level priority encoder, with the vector derived from the slot number.

5.8 Drivers in user space, and in OpenBSD

5.8.1 Because a device is one page, a driver can run in user space with only that page and its buffers mapped. *(P)*

5.8.2 Until devices have an address-translation unit, a user-space driver can instruct its device to write anywhere in memory, so it is as trusted as the device. *(P)*

5.8.3 In OpenBSD the register accessors become loads and stores, the DMA mapping interface returns physical addresses with no cache-synchronisation work to do, and the autoconfiguration framework attaches a driver to each slot the bus reports. *(P)*

Commentary. **Precedent.** Microkernels and exokernels run drivers in user space where the hardware lets one device be mapped to one process; the PDP-11's Unibus gave every device a fixed address and no protection. **Trade-offs.** Without a translation unit the mapping protects against stray register writes but not against DMA. **Benefits.** A driver can be tested, restarted and replaced without taking the kernel with it. **Modern comparables.** Linux's `vfio` and `uio` and DPDK run drivers in user space, relying on an I/O translation unit for protection. **Impact.** *Kernel:* The accessors reduce to loads and stores, the DMA interface to physical addresses, and attach to the bus's slots. *Compiler:* None. *Hardware:* One device per page lets the translation unit protect a device, which a device-sharing page layout would not.

5.9 Still open

The register layout and descriptor details (decision R5), whether USB is a per-slot controller or a conventional ring controller, whether the emulator uses `virtio` devices first to reach an OpenBSD login sooner, DMA addressing and protection (R6), errors raised by devices (R7), and the details of the interrupt vector and cause (R1). The proposal is in the working documents (`../decisions-pending.md`, `../pdp64-q64-bus.md`) and appendix B.

Chapter 6 — The kernel: modes, exceptions and memory management

An operating system on the pdp64 sees three things: a status word with a mode and a priority, an exception mechanism that writes only registers, and a three-level page table with software-managed accessed and dirty bits. The chapter covers what a kernel writer needs: the modes and the privileged instructions, the exception and interrupt entry, the vector table, the system registers, translation and the page-table entry, the user-memory guard, system calls, and how the machine starts. It is the design called System v1; the options and the comparisons with other architectures are in `../pdp64-system-architecture.md` (section 15) and `../pdp64-system-design.md`. Tags: *(D)* decided; *(P)* proposed.

6.1 Modes and the status word

6.1.1 There are three modes, with the PDP-11's encoding: kernel 0, supervisor 1, user 3. The supervisor mode exists in the status word and in the banked registers, and no code uses it. *(D)*

6.1.2 The status word holds the flags in bits 0 to 3, the trace bit in bit 4, the interrupt priority in bits 5 to 7, the current mode in bits 8 and 9, the previous mode in bits 10 and 11, and the user-access guard in bit 12; the other bits are zero. *(D)*

6.1.3 `MTPS` in user mode writes only the flags; in kernel mode it writes every writable bit. `SPL #n` is kernel-only. *(D)*

6.1.4 The stack pointer `R14` and the direct-page register `DP` each have one copy per mode; the mode selects which one an instruction names. *(D)*

6.1.5 These instructions abort with the privileged-instruction vector outside kernel mode: `RTI`, `RTT`, `HALT`, `SPL`, `MTASID`, `MFASID`, `TLBI`, `TLBIA`, `TLBSYNC`, `MTDMW`, `MFSR`, `MTSR`, `PROBER`, `PROBEW`, `WFE`, `ISYNC`, `STUA`, `CLUA`, `PUSHX`, `POPX`. *(D)*

6.1.6 These are not privileged: `MTDP` and `MFDP` (in user mode, the thread pointer), `ICINV` and `ICINVA` (a JIT needs them), `FENCE`, `SEV`, `HINT`, `TRAP`, `BPT`, `NOP`, and `MTPS` and `MFPS` with the restriction above. *(D)*

Commentary. **Precedent.** The PDP-11 had kernel, supervisor and user modes, with a status word whose priority and mode fields the pdp64 keeps, and a stack pointer per mode so that a trap arriving in user mode finds a kernel stack without searching for one. **Trade-offs.** Three modes cost a third copy of two registers and no logic the kernel uses; supervisor mode has no user, and is included because adding a mode would change the status word and every saved copy of it. **Benefits.** Entry from user mode needs no stack switch code; a threaded program's pointer and a kernel's per-CPU pointer are the same register in different modes. **Modern comparables.** x86 has four rings of which two are used; AArch64 has exception levels 0 to 3; RISC-V has user, supervisor and machine modes. **Use.** `MFSR` and `MTSR` are the whole of system control; `PROBER` and `PROBEW` do the work of the `nofault` idiom of V6 and V7. **Impact.** *Kernel:* Banked stack pointers mean a trap from user mode needs no stack switch, and the direct-page copies give a per-CPU pointer in the kernel and a thread pointer in user mode. *Compiler:* User-mode thread-local storage is one `MOVQ d(DP), Rd`. *Hardware:* Three copies of two registers, selected by the mode, and a mode comparison on privileged decode.

6.2 Exceptions and interrupts

6.2.1 Entry to an exception or an interrupt writes only registers: `EPC` receives the address of the faulting instruction (for an abort or a progress exception) or of the next instruction (for a trap or an interrupt), `EPSW` the old status word, `EVA` the faulting address (zero except for aborts), `ECAUSE` the vector number. *(D)*

6.2.2 The new status word has the current mode kernel, the previous mode the old current mode, priority 7, and the trace bit and the flags cleared. *(D)*

6.2.3 The new program counter is the 64-bit word at the physical address `VBR + 8 × vector`; a bus error on that fetch is a machine check that halts. *(D)*

6.2.4 The hardware pushes nothing. A handler that can be interrupted saves EPC and EPSW with PUSHX, lowers the priority with SPL, and before returning restores them with POPX and executes RTI. *(D)*

6.2.5 RTI loads the program counter from EPC and the status word from EPSW; RTT does the same and sets the trace bit after the return. *(D)*

6.2.6 The vector table has 512 entries and ECAUSE equals the vector number. *(D)*

Vectors	Meaning
0	reset (not used by the QEMU machine)
1	machine check
2, 3, 4, 5	illegal instruction, privileged instruction, misaligned access, non-canonical address
6, 7, 8	instruction, load and store page fault
9, 10, 11	protection violation on instruction, load and store
12, 13	divide by zero, bus fault
14, 15	landing-pad violation, breakpoint
16 to 31	reserved
32 to 63	interrupts (in the virt machine, 32 timer, 33 console input, 34 console output)
64 to 255	reserved (the proposal assigns device interrupts here, vector 64 plus the slot)
256 + n	TRAP #n and TRAPL #n, n from 0 to 255

6.2.7 There are eight interrupt priority levels; the processor takes an interrupt between instructions when its level is greater than the priority in the status word; the timer is at level 6 and the console at level 4. *(D)*

Commentary. **Precedent.** The PDP-11 pushed the program counter and the status word on a stack and loaded new ones from a two-word vector, and its trap vectors conventionally held priority 7, so a PDP-11 handler began with interrupts masked and chose when to lower them; its interrupts took the priority of their device from the vector. The VAX pushed the program counter and the processor status longword and raised the priority to the interrupt's level for an interrupt, leaving it unchanged for an exception. **Trade-offs.** Entering in registers is short and cannot itself fault (no memory is written), and costs the handler an explicit save; it needs the priority raised on entry, because a higher-level interrupt could otherwise arrive before the handler had stored the pair and overwrite it, which is why the entry sets priority 7 for every exception and interrupt, a fixed choice where the PDP-11 let each vector choose. **Improvements.** PUSHX and POPX make the save and restore one instruction each; the aborts are precise, so a page-fault handler repairs the mapping and executes RTI to run the instruction again. **Benefits.** The kernel survey estimates a system-call entry at four or five instructions on paper, against 45 to 70 on RISC kernels; no entry code is needed to find a stack. **Modern comparables.** AArch64 and RISC-V latch the return address and status in registers; x86 pushes five words on the stack; every one of them masks interrupts on entry. **Impact.** *Kernel:* Entry is four or five instructions on paper; priority 7 on entry removes the code that would otherwise guard the saved state. *Compiler:* Handlers written in C need a short assembler stub to save and restore; no other code generation is affected. *Hardware:* Entry writes registers only, so it cannot fault, and the vector fetch is one 64-bit read.

6.3 System registers

6.3.1 The system registers are reached by MFSR and MTSR with an 8-bit register number. *(D)*

Number	Register	Meaning
0	PTBR	physical address of the level-2 page table
1	EPC	exception program counter
2	EVA	exception virtual address
3	ECAUSE	exception cause (the vector number)
4, 5	DMW0, DMW1	direct-mapping windows (stored; the format is unspecified)
6, 7	USP, SSP	the user and supervisor stack pointers
8	EPSW	exception status word
9	VBR	vector base register
10	MMUCTL	memory-management control (bit 0 enables translation)
11	ASID	address-space identifier
12	CPUID	the core number (read-only)
13 and up		reserved (feature and identification registers are proposed here)

6.3.2 A write to PTBR, ASID or MMUCTL, or an ICINV, is guaranteed to take effect only after the next ISYNC. *(D)*

Commentary. **Precedent.** The VAX had `MTPR` and `MFPR` with an internal-register number, the same design. The PDP-11 kept its control registers at fixed high addresses and reached them with ordinary moves. **Trade-offs.** A general pair of instructions with 243 free numbers costs two opcodes and no decoding as the registers are added; separate instructions per register would have spent opcode space with every register. **Benefits.** A new register is a number, not an instruction. **Modern comparables.** AArch64's `MRS` and `MSR`, RISC-V's `CSRR` and `CSRW`, PowerPC's `MFSPR` and `MTSPR`; the kernel survey found privileged-register access to be 48% of all the compiler-invisible instructions in four kernels. **Impact.** *Kernel:* A single pair of instructions reaches every system register, so adding a register adds a number and no instruction. *Compiler:* The compiler reaches them through an intrinsic with a constant register number. *Hardware:* A control-register file addressed by an 8-bit number, with a read-only decode for the identification registers.

6.4 Memory management

6.4.1 Virtual addresses are 39 bits, translated by three levels of nine bits over 4 KB pages: address bits 38 to 30 index level 2, 29 to 21 level 1 and 20 to 12 level 0; `PTBR` holds the physical address of the level-2 table. *(D)*

6.4.2 A page-table entry is 64 bits: `V` (valid) in bit 0, `R`, `W`, `X`, `U` and `G` (global) in bits 1 to 5, `A` (accessed) and `D` (dirty) in bits 6 and 7, the memory type `MT` in bits 8 and 9, and the physical page number in bits 12 to 39, in place; all other bits are zero, and a set reserved bit is a page fault. *(D)*

6.4.3 A non-leaf entry has `V` set and `R`, `W` and `X` clear and points to the next table; a leaf at level 2 maps 1 GB, at level 1 maps 2 MB and at level 0 maps 4 KB. *(D)*

6.4.4 A user-mode access needs `U`; kernel mode may read and write user pages but may not execute them; `W` without `R` is reserved. *(D)*

6.4.5 The accessed and dirty bits are managed by software: an access to a page with `A` clear, or a write to a page with `D` clear, raises the page fault of its kind and the kernel sets the bit; the hardware walker never writes a page table. *(D)*

6.4.6 Translation is off at reset (`MMUCTL` is zero and every address is physical) and is enabled by bit 0 of `MMUCTL`; the `ASID` selects non-global entries. *(D)*

6.4.7 `TLBI rN` invalidates the translation of the page containing the address in `rN` for the current address space and the global entries; `TLBIA` invalidates all; both broadcast to every core and `TLBSYNC` waits for the broadcast to finish. *(D)*

6.4.8 The memory type of a page is one of normal cached, normal uncached, device strongly ordered and device weakly ordered. *(D)*

6.4.9 The translation is split by the top bit of the virtual address: bit 38 clear selects the lower half, translated from the table at `PTBR` (one per address space), and bit 38 set selects the upper half, translated from the table at the system register `KTBR` (one for the whole system, the kernel's). In user mode the upper half is never walked: an access to it takes a translation fault without consulting any page table, so no kernel translation is present for a speculating core to read around a permission check. In kernel mode both halves are walked, so the copy routines of 6.5 need no change of root. Entry to an exception changes the mode in hardware and so changes the halves walked; no entry trampoline is mapped in user space. Translation-buffer entries carry the half they came from, and a mode change flushes nothing. The register number of `KTBR` and the layout of the level-2 tables of the two roots are unspecified. *(D)*

Commentary. **Precedent.** The PDP-11 had eight segments per mode, each with a base and a length, and no page tables; the VAX had a linear page table per region with a hardware modify bit and no reference bit, so 4.3BSD emulated reference bits in software. **Trade-offs.** Software-managed bits cost one extra fault on the first touch of each page and one on the first write, and they make the walker small and make it safe against the chip bugs of hardware management that other architectures have had; a hardware-managed option, advertised in a feature register, is a possible extension. A fourth page-table level would give 48 bits at the price of a longer walk on every miss. **Improvements.** The entry has the physical address in place, so no shifting; a leaf at any level makes large pages free to use for the kernel's own mapping. **Benefits.** A walker that only reads is small; a kernel's page-fault handler is the same code for first touch, first write and demand paging, differing only in the bits it sets. **Modern comparables.** The geometry is RISC-V's Sv39; x86-64 and AArch64 use four levels and hardware-managed accessed and dirty bits; MIPS refills its translation buffer in software. **Impact.** *Kernel:* The handler sets accessed and dirty bits; leaves at any level let the kernel map itself with 1 GB pages; `TLBI` broadcasts so there is no shootdown code. *Compiler:* Position-independent code uses PC-relative addressing; the canonical 39-bit form means pointers need no masking. *Hardware:* The walker only reads; the physical page number is in place, so no shifting; three levels of nine bits keep the walk to three reads.

6.5 The user-memory guard and system calls

6.5.1 With the guard bit `UA` clear, a kernel-mode data access to a user page faults; `STUA` sets it and `CLUA` clears it; exception entry clears it and `EPSW` keeps the old value. *(D)*

6.5.2 `TRAP #n` (n up to 15, two bytes) and `TRAPL #n` (n up to 255) enter the kernel through vector 256 + n; the system-call number and arguments travel in registers by the ABI. *(D)*

6.5.3 A copy routine opens the guard, copies, and closes it; every error path out of the copy must close it, and entry clearing it bounds the damage if one does not. *(D)*

Commentary. **Precedent.** The PDP-11 reached user memory with the explicit instructions `MFPI` and `MTPI`, since its kernel and user address spaces were separate, so accidental access was impossible; the VAX read user addresses directly after a `PROBER` check. **Trade-offs.** The guard is a mode bit, accepted because it lives in the status word, which is saved anyway; it makes a stray kernel pointer a clean fault at the cost of an open and a close around every user copy. **Benefits.** A kernel bug that dereferences a user pointer by mistake does not succeed silently. **Modern comparables.** x86 `SMAP` with `STAC` and `CLAC`, AArch64 `PAN` and RISC-V `SUM`. **Use.** The user copy routines (`copyin`, `copyout`, `copyinstr`). **Impact.** *Kernel:* Every user copy opens and closes the guard; every error path must close it, and entry clearing it bounds the damage of one that does not. *Compiler:* The copy routines are written in assembler or inline assembler; system-call stubs are one `TRAP`. *Hardware:* One status-word bit and one check on a kernel-mode data access to a user page.

6.6 Reset and the first kernel

6.6.1 At reset core 0 starts in kernel mode at priority 7 with translation off, the guard clear and `VBR` zero; the kernel sets `VBR`, builds page tables, writes `PTBR`, sets `MMUCTL` bit 0 and executes `ISYNC`. *(D for the QEMU machine; P for the architectural reset, chapter 4)*

6.6.2 The QEMU machine starts at the entry point of the ELF given with `-kernel`, with the kernel stack at the top of memory; the option `kernel-mode=on` turns off the system-call stand-in of user-mode programs so that `TRAP` enters the kernel. *(D)*

6.6.3 The first operating system is OpenBSD, with Unix/32V as the fallback if OpenBSD proves too hard. *(D)*

Commentary. **Precedent.** The PDP-11 and VAX turned the memory manager on with a bit in a status register and a jump to a mapped address, each needing a transition in the boot code. **Trade-offs.** Translation-off at reset is the same arrangement, and the single bit is a machine-wide mode bit accepted for that reason. **Benefits.** The boot code runs at physical addresses until the kernel is ready, with no identity-map trampoline of the kind x86 needs. **Modern comparables.** RISC-V's `satp` with a bare mode, AArch64's `SCTLR.M`. **Impact.** *Kernel:* Boot code runs at physical addresses until the kernel is ready, with no identity-map trampoline. *Compiler:* The first kernel code is position-independent and uses no virtual address until translation is on. *Hardware:* Translation-enable is one bit.

6.7 System instructions, exceptions and interrupts

6.7.1 There are three modes (kernel, supervisor, user); supervisor is defined and unused. System instructions executed outside kernel mode abort with the privileged-instruction vector. *(D)*

6.7.2 `TRAP #n` (0 to 15, two bytes) and `TRAPL #n` (vectors 0 to 255) enter the kernel; `RTI` returns, and `RTT` returns and sets the trace bit after. *(D)*

6.7.3 An exception or interrupt writes only registers: `EPC` receives the address of the faulting instruction (or the next one, for a trap or interrupt), `EPSW` the old status word, `EVA` the faulting address and `ECAUSE` the vector number; the new program counter is the 64-bit word at `VBR + 8 × vector`. *(D)*

6.7.4 Entry sets the priority to 7 for every exception and every interrupt; the handler lowers it. *(D)*

6.7.5 There are eight interrupt priority levels; `SPL #n` sets the priority without touching the flags. *(D)*

6.7.6 `MFSR` and `MTSR` read and write the system registers by number; `TLBI`, `TLBIA` and `TLBSYNC` invalidate translations (broadcast to other cores); `MTASID` and `MFASID` set the address-space tag; `ICINV` and `ICINVA` invalidate the instruction cache; `PROBER` and `PROBEW` test an address; `MFCPUID` identifies the processor. *(D)*

6.7.7 `UA` in the status word guards user memory: with it clear, a kernel-mode data access to a user page faults; `STUA` sets it and `CLUA` clears it; entry clears it. *(D)*

Commentary. The modes and exceptions are sections 6.1 to 6.3 and the multiprocessor instructions are chapter 7. **Precedent.** The PDP-11 pushed the program counter and status word on a stack and loaded new ones from a two-word vector;

its trap vectors conventionally held priority 7. **Trade-offs.** Entering in registers is short and cannot fault, and costs the handler an explicit save; raising the priority on entry closes the window in which an interrupt could overwrite the saved state. **Improvements.** `PUSHX` and `POPX` save the pair in one instruction, and the user-memory guard turns a stray kernel pointer into a clean fault. **Benefits.** The kernel survey estimates system-call entry at four or five instructions against 45 to 70 on RISC kernels (a paper estimate, not a measurement). **Modern comparables.** AArch64 and RISC-V save the return address and status in registers on exception entry; x86 pushes five words; x86's `SMAP` with `STAC`/`CLAC`, AArch64's `PAN` and RISC-V's `SUM` are the user-memory guards. **Use.** `PROBER` and `PROBEW` replace the `nofault` idiom of V6 and V7; `ISYNC` follows a write to the page-table base or the vector base. **Impact.** *Kernel:* This is the kernel's whole instruction vocabulary: `MFSR`, `MTSR`, `TLBI`, `RTI`, `SPL`, `ISYNC`, the probes. *Compiler:* The compiler never emits them except through intrinsics. *Hardware:* The system group takes its sub-opcode from the register field, and the privilege check is one comparison on the current mode.

The instruction entries for this section are in chapter 9, section 9.14: each entry there is complete (syntax, encoding diagram, operation, flags, exceptions, status); the commentary above gives the reasons and the use.

Entry	Mnemonics
No operation and landing pad	`NOP`, `LPAD`
Return from interrupt or exception	`RTI`, `RTT`
Return from subroutine	`RET`
Halt the processor	`HALT`
Breakpoint	`BPT`
Memory fence	`FENCE`
Wait for an event	`WFE`
Send an event	`SEV`
Invalidate all translations; wait for translation invalidations; invalidate the whole instruction cache	`TLBIA`, `TLBSYNC`, `ICINVA`
Push and pop the exception state	`PUSHX`, `POPX`
Instruction synchronisation	`ISYNC`
Hint	`HINT`
Move from and to a system register	`MFSR`, `MTSR`
Move to and from the processor status word	`MTPS`, `MFPS`
Set the interrupt priority level	`SPL`
System call and trap	`TRAP`, `TRAPL`
Invalidate a translation	`TLBI`
Move to and from the address-space identifier	`MTASID`, `MFASID`
Move to and from the direct pointer	`MTDP`, `MFDP`
Move to a direct-mapping window	`MTDMW`
Read the processor identifier	`MFCPUID`
Invalidate the instruction cache for an address	`ICINV`
Probe an address for read or write access	`PROBER`, `PROBEW`

6.8 Faults, restart and memory management

6.8.1 Faults fall in four categories: traps (the instruction completes), aborts (it is annulled and restarted), progress (a block operation stopped part-way, restarted from its registers) and machine checks (not restartable). *(D)*

6.8.2 The register update of an auto-increment or auto-decrement mode is held until the instruction retires and discarded by an abort, so a handler never undoes anything. *(D)*

6.8.3 A read of non-existent memory is a precise abort with cause `BUSFAULT`; a posted write that times out and an uncorrectable memory error are machine checks. *(D)*

6.8.4 Virtual addresses are 39 bits, translated by three levels of nine bits over 4 KB pages to a 40-bit physical address. *(D)*

6.8.5 A page-table entry carries the physical page number in place and read, write, execute and user permission bits; accessed and dirty bits are managed by software; one memory type per page selects cached, uncached, strongly ordered or weakly ordered. *(D)*

6.8.6 Two direct-mapping windows, `DMW0` and `DMW1`, are stored and their format is unspecified; `MMUCTL` bit 0 enables translation and is zero at reset, so every address is physical until the kernel turns it on. *(D)*

Commentary. **Precedent.** The PDP-11 recorded its register side effects in `MMR1` and left the undo to software; the VAX needed resumable microstate and a status-word bit; the 68000 had no restart path. **Trade-offs.** Thirty-nine bits is 512 GB, what

a three-level table indexes with nine bits per level; a fourth level would give 48 bits at the price of a longer walk on every TLB miss. Software-managed accessed and dirty bits cost one extra fault on first touch and one on first write per page, in exchange for a simpler walker (appendix B). **Improvements.** The one-memory-operand rule makes the undo buffer a single entry and row 3 of the fault matrix provably empty, so there is no journal and no undo protocol. **Benefits.** An FPGA walker is small, and a core with no speculation has no page-table side channels. **Modern comparables.** RISC-V's Sv39 has the same geometry; x86-64 and AArch64 have 48-bit spaces with four levels and hardware-managed accessed and dirty bits. **Use.** The memory type on a page lets a driver map a device register uncached and strongly ordered without a special instruction. **Impact.** *Kernel:* Precise faults and software-managed accessed and dirty bits make one small page-fault handler for first touch, first write and demand paging. *Compiler:* No scheduling restriction arises from faults, because the register update of an addressing mode is held until retirement. *Hardware:* A single-entry undo buffer, a read-only walker, and (on the FPGA) a four-way set-associative translation buffer rather than a content-addressable one.

6.9 Still open

The format of the direct-mapping windows `DMW0` and `DMW1` (stored but without effect), the use of supervisor mode, hardware breakpoints and watchdogs, performance counters, machine-check reporting beyond halting, feature and identification registers from register 13 up, and a TLB invalidate by address-space tag (appendix B).

Chapter 7 — Multiple processors

The pdp64 is built so that adding a second core needs seventeen operations, one per-core register, and nothing a kernel writer has to work around: memory is sequentially consistent, the atomics are one instruction each, the per-CPU pointer is a register that already exists, and the other cores' translation buffers are invalidated by a single broadcast. The chapter collects everything the architecture adds for symmetric multiprocessing, what a kernel does with it, what is left out, and what the device side supplies. The instruction-set text is `../pdp64-isa.md`, section 17. Tags: *(D)* decided; *(P)* proposed.

7.1 The seventeen operations

7.1.1 The instructions that exist for multiple processors fall under one umbrella of seventeen operations: ten atomics and seven others. *(D)*

Group	Operations
Atomics (10)	compare-and-swap (`CAS`), swap (`SWAP`), fetch-and-add (`XADD`), fetch-and-and (`XAND`), fetch-and-or (`XOR_`), fetch-and-exclusive-or (`XXOR`), fetch-and-maximum (`XMAX`, with `XMAXU`), fetch-and-minimum (`XMIN`, with `XMINU`), load-linked (`LL`), store-conditional (`SC`)
Others (7)	`FENCE`, wait-for-event (`WFE`), send-event (`SEV`), `TLBI` (with `TLBIA` as its "all" form), `TLBSYNC`, instruction-cache invalidate (`ICINV`, with `ICINVA`), read the core number (`MFCPUID`)

7.1.2 Every atomic has a variant, `_DB`, that folds a barrier into the instruction, so that a lock acquire or release is one instruction. *(D)*

7.1.3 The atomics live in the atomic escape group and the other operations in the system group; the umbrella is conceptual, not an encoding. *(D)*

7.1.4 Supporting these are the banked direct-page register, the address-space tag, the global-page bit and the banked stack pointer (section 7.4). *(D)*

Commentary. **Precedent.** The PDP-11/70's read-modify-write instructions were indivisible on the Unibus (`DATIP` and `DATO`); the VAX added interlocked instructions (`BBSSI`, `ADAWI` and the queue instructions) and multiprocessor models, and the 4.3BSD kernel on them still used `spl` for exclusion. **Trade-offs.** The set is the union of the three designs found on other machines (compare-and-swap, load-linked and store-conditional, fetch-and-operate), which is more atomic operations than any architecture surveyed, in exchange for nothing a kernel writer has to emulate. **Improvements.** The `_DB` forms were taken from LoongArch: a lock acquire should be one instruction, with no separate fence. **Benefits.** The seven non-atomic operations are the minimum that a kernel cannot synthesise: which core am I, wait and signal, invalidate everywhere, and make the instruction fetch see what the data side wrote. **Modern comparables.** RISC-V's `LR`/`SC` and `AMO` set, AArch64's exclusive loads and stores and its large-system atomics, x86's `LOCK`-prefixed read-modify-write. **Impact.** *Kernel:* Each of the seventeen operations is one instruction in the kernel's lock, idle, shootdown and per-CPU code. *Compiler:* C11 atomics and the kernel's intrinsics map to them directly. *Hardware:* The atomics live in one escape group and the other seven in the system group, so the decoder has two places to look.

7.2 The memory model

7.2.1 Memory is sequentially consistent: the result is as if all cores' accesses happened in one order that respects each program's order. *(D)*

7.2.2 A store buffer is allowed, provided loads snoop it and stores drain in program order. *(D)*

7.2.3 Quad accesses are naturally aligned, so every access is atomic within its own size; no misaligned access can be torn across cores. *(D)*

7.2.4 The machine is in order and does not speculate, so no speculative side channel exists to be mitigated. *(D)*

7.2.5 The ABI says nothing about memory ordering, because with sequential consistency there is nothing to say. *(D)*

7.2.6 Memory is sequentially consistent per byte: a load returns, for each byte, the value written by the last store to that byte in the single order, and an aligned access of N bytes is single-copy atomic. A load that overlaps a buffered store of a different size either waits for the buffer to drain or merges the buffer and memory in one step; it never returns a mixture that no order of the stores could produce. *(D)*

Commentary. **Precedent.** The PDP-11 and VAX ran one processor at a time in the model that mattered, so the question did not arise; ARM's memory model took about a decade to formalise, and the C11 and C++11 models exist largely to paper over the differences between weak architectures. **Trade-offs.** Sequential consistency is the model with no cost to software and the highest cost to a large speculative core; software written against a weak model runs on a strong machine and not the reverse, so the choice is close to irreversible, which is why the choice is made once. If a large out-of-order core is ever built, total store order is the least painful retreat. **Benefits.** None of the barrier code that fills other kernels: the kernel survey found barrier vocabulary in 5,596 lines of Linux code and 3,016 lines of `memory-barriers.txt` documentation, and none of it arises here. **Modern comparables.** x86 and SPARC are total store order; ARM, POWER and RISC-V are weak. **Impact.** *Kernel:* None of the 5,596 lines of ordering code found in Linux, nor the barrier documentation, is needed. *Compiler:* The optimiser may move non-volatile accesses freely, and no fence is inserted for ordering. *Hardware:* In-order with a snooped store buffer; sequential consistency is nearly free on this core and the expensive part only appears on a speculative one.

7.3 The atomics in detail

7.3.1 `LL` takes a reservation on a granule of memory; a write to the granule by any initiator, core or device, clears it; `SC` succeeds exactly when the reservation is intact and otherwise writes nothing. *(D)*

7.3.2 A short `LL`/`SC` sequence must eventually succeed if no other initiator keeps writing the granule. *(D)*

7.3.3 The read-modify-write atomics are single-copy atomic with respect to every initiator; the memory system may build them from an exclusive access with hardware retry. *(D)*

7.3.4 A device that writes memory shared with a core takes part by clearing reservations. *(D)*

Commentary. **Precedent.** A bus lock, the Unibus's `DATIP`/`DATO` pair, is simple and a bottleneck as cores multiply; a monitor maps onto the exclusive access of AXI and the memory systems of FPGAs and modern chips. **Trade-offs.** A monitor needs forward-progress rules and, under contention, can livelock if not specified; RISC-V's guarantee of eventual success for constrained sequences is the model. The pain-points report records that the kernels' simple lock does not scale (OpenBSD's ticket kernel lock measured 155% worse than an Anderson lock in one developer's test) and that Linux moved from test-and-set through ticket locks to queued locks; the instruction set provides the primitives and the lock design is the kernel's. **Benefits.** A kernel's lock needs one instruction; lock-free queues need compare-and-swap. **Modern comparables.** RISC-V `LR`/`SC` with its constrained-loop guarantee, AArch64 load-exclusive and `CAS`, x86 `LOCK CMPXCHG`. **Use.** `CAS` for lock-free structures and lock words; `XADD` for counters and ticket numbers; `LL`/`SC` for everything else. **Impact.** *Kernel:* A lock is one `_DB` instruction. *Compiler:* A `LL`/`SC` loop must be emitted in the constrained form, with no other memory access between the two. *Hardware:* A reservation granule tag in the cache controller and an exclusive-access path to memory.

7.4 Per-CPU state and cheap context

7.4.1 `MFCPUID` returns the number of the core that executes it. It cannot be synthesised and per-CPU data needs it. *(D)*

7.4.2 `DP`, the direct-page register, has a copy per mode; in kernel mode it is the per-CPU pointer and a field of the per-CPU structure is one four-byte instruction, `MOVQ d(DP), Rd`. *(D)*

7.4.3 The address-space tag makes a context switch constant-time, and global page-table entries and the direct-mapping windows keep the kernel's own mappings out of the invalidation path. *(D)*

7.4.4 The stack pointer is banked by mode, so an interrupt arriving in user mode on any core finds that core's kernel stack without a search. *(D)*

Commentary. **Precedent.** Every SMP kernel builds a per-CPU base by hand: x86 uses the `GS` base and a `swapgs` instruction, ARM uses `TPIDR_EL1`, RISC-V the supervisor scratch register, MIPS reserves two registers; the kernel survey found seven architectures paying for the problem of having no free register at the moment of entry. **Improvements.** `DP` serves code density and is also what both an SMP kernel and a threaded C runtime need most, in the mode where each needs it, and the two copies do not conflict. **Benefits.** No `swapgs`, no reserved scratch register, no code spent finding the CPU. **Modern comparables.** `GS` and `TPIDR` as above. **Impact.** *Kernel:* Per-CPU data is one four-byte `MOVQ d(DP), Rd`, with no `swapgs` and no

reserved register. *Compiler:* The compiler addresses per-CPU variables relative to `dp`. *Hardware:* Three copies of `dp`, one per mode.

7.5 Translation and instruction-cache coherence

7.5.1 `tlbi` and `tlbia` broadcast to all cores; `tlbsync` waits until the broadcast has completed everywhere. *(D)*

7.5.2 Instruction caches are not coherent with data caches; `icinv` invalidates a line and `icinva` all of it, and neither is privileged, because a JIT needs them. *(D)*

7.5.3 A write to the page-table base, the address-space tag, the translation-enable bit or the vector base takes effect only after the next `isync`. *(D)*

Commentary. **Precedent.** x86 flushes remote translation buffers with an inter-processor interrupt and a software hand-shake, which is slow and intricate; AMD added a broadcast invalidate only late. **Trade-offs.** A broadcast is simpler in hardware and far faster for two to four cores; it needs the completion barrier, because a broadcast one cannot wait for is no use. Making instruction caches coherent would cost a snoop port for a case that almost never happens. **Improvements.** The kernel's own mappings are global or window-mapped and never part of a shootdown. **Benefits.** The pain-points report finds that remote translation-buffer shootdown, a source of deadlocks in the BSDs and of much code in Linux, does not arise. **Modern comparables.** ARM's broadcast `tlbi` and `dsb`; RISC-V's `sfence.vma` still needs software shootdown. **Impact.** *Kernel:* A shootdown is `tlbi` then `tlbsync`; a module or JIT write is `icinv` then `isync`. *Compiler:* A JIT or a trampoline generator must call `icinv` after writing code. *Hardware:* A broadcast on the interconnect and a counter for completion; the instruction cache has an invalidate port but no snoop port.

7.6 Waiting and signalling

7.6.1 `wfe` sleeps until another core executes `sev` or an interrupt arrives, and `hint #1` is the spin-wait pause. *(D)*

7.6.2 `wfe` ends its sleep when an interrupt is pending even if the priority masks it, so that the idle loop is `spl #7`, check for work, `wfe`, `spl #0`, with no gap. *(P)*

7.6.3 On one core `wfe` is the idle instruction, and `wait` is its assembler alias. *(D)*

Commentary. **Precedent.** x86's `pause` tells a spinning core to back off; ARM's `wfe` lets it stop until an event. V7's idle routine lowered the priority and executed `wait` in a loop that rechecked the run queue after every interrupt, so a missed wake-up cost one clock tick. **Trade-offs.** On an FPGA a spinning core consumes memory bandwidth the other cores want, which is the reason to prefer a real wait. **Benefits.** An idle core costs nothing and wakes on a signal. **Modern comparables.** ARM `wfe` and `sev`, RISC-V `wfi`. **Impact.** *Kernel:* An idle core waits on `wfe` and costs no bandwidth. *Compiler:* Spin-wait loops use `hint #1`. *Hardware:* `wfe` stalls or gates the core's clock until an event or an interrupt.

7.7 Cache coherence

7.7.1 Between processors, coherence is transparent to software, by snooping with three states (modified, shared, invalid), for the four cores of the first device. *(D)*

7.7.2 A DMA device is the opposite case: the buffers are uncached and the hand-off is explicit, because snooping the DMA path is expensive and DMA transfers are large, infrequent and have an explicit hand-off. *(D)*

7.7.3 The design supports at least four cores; sixteen or more is the preferred ceiling that no decision may preclude; the initial device has four cores, which it is hoped will fit the FPGA. *(D)*

7.7.4 The protocol for more than four coherent cores is open. The leaning of the SMP decisions is MESI with a snoop filter inside clusters of four and a directory between clusters, with dedicated cores as non-coherent partners that use uncached rings; the architecture promises only that memory is coherent and sequentially consistent. *(P)*

Commentary. **Trade-offs.** MESI would add an exclusive state to avoid a bus transaction when writing a clean line nobody else holds; at four cores the benefit is small and the state machine larger; a directory scales further and is not needed below about eight cores. Software-managed coherence is cheaper in hardware and is where concurrency bugs live, since every missing flush is a race that reproduces once a week. **Benefits.** The instruction set owes nothing to the coherence protocol, which keeps the two separate. **Modern comparables.** x86 snoops with MESIF or MOESI and directories across sockets; ARM's coherent interconnects use directories or snoop filters. **Impact.** *Kernel:* No coherence code, in either direction between cores. *Compiler:* None. *Hardware:* A snoop port on each data cache, about 500 lookup tables and a small state machine for three states, plus about 600 per core.

7.8 Starting and signalling the other cores

7.8.1 The controller holds every core but core 0 in reset; a write to a per-core start register gives a core an entry address and an argument and releases it into kernel mode at priority 7, with its number in `r0`. *(P)*

7.8.2 An inter-processor interrupt is a write to a per-core register in the interrupt controller; no APIC-like machinery is needed. *(P)*

7.8.3 The routing of device interrupts to cores, and a shared second-level cache or a coherent interconnect, are device-side and unspecified. *(P)*

7.8.4 Each core has a read-only identification register giving its class and capacity, defined from the first system although every core is alike, and a stop-and-drain register that a kernel writes to take a core offline: the core finishes its outstanding bus transactions and stops. *(D)*

7.8.5 In-order and out-of-order cores may share a die if software can tell which is which, which the class register of 7.8.4 reports; the memory model and the semantics of every instruction are identical on every core, and a core class may differ in speed and never in what a program can observe. *(D)*

7.8.6 At least one core is a secure core: every timing channel is removed (every instruction and every cache fetch takes a time independent of its data), it has private cache lines and takes no periodic timer tick, and it is stopped and preempted by an inter-processor interrupt. *(D)*

7.8.7 The author's recommendation is dedicated cores for graphics, for the network and for audio, then general-purpose cores. *(P)*

Commentary. **Precedent.** An x86 core wakes in 16-bit real mode and has to be walked through three modes by a trampoline (1,528 lines of start-up code and 1,258 of real-mode code in Linux); arm64 uses a firmware call in 124 lines or a spin table in 127; RISC-V 108 or 58; the VAX's console processor started the others. **Benefits.** A core can start in its normal mode at any address, so the whole protocol is one register write. **Modern comparables.** x86's INIT and START-UP interrupts, ARM's PSCI, RISC-V's hart-start call. **Impact.** *Kernel:* Starting a core is one register write, and a stuck core is reset by another. *Compiler:* None. *Hardware:* A start register and a reset-hold per core in the controller.

7.9 A kernel's view

7.9.1 The kernel starts a core by writing its start register, keeps its per-CPU structure at the address in `dp`, and takes a lock with one `_db` atomic. *(P)*

7.9.2 It unmaps a page by changing the entry, issuing `tlbi`, and waiting with `tlbsync`. *(D)*

7.9.3 It makes new instructions visible by writing them, issuing `icinv` and executing `isync`. *(D)*

7.9.4 It idles a core with `wfe` and wakes it with `sev` or an inter-processor interrupt. *(P)*

Commentary. Each item is one instruction or one register write, and each is a place where other architectures need a trampoline, a handshake or a fence.

7.10 What was avoided

7.10.1 The architecture has no weak ordering, no speculative execution, no hardware transactional memory, no software-managed coherence between processors, no coherent instruction caches, no inter-processor-interrupt shootdown as the main mechanism, and no memory-model-dependent ABI. *(D)*

Commentary. **Trade-offs.** Intel's transactional memory produced a decade of errata and side channels for a feature few programs used; compare-and-swap and `ll`/`sc` suffice. Each avoided item is a tax on every concurrent program, or on every implementation, in exchange for performance the small in-order core cannot use. **Impact.** *Kernel:* Each avoided feature is code a kernel does not have to write: no barriers, no software coherence, no shootdown interrupts. *Compiler:* Each is analysis the compiler does not have to do: no memory-model-dependent code generation. *Hardware:* Each is a block not built: no speculation, no transactional memory, no coherent instruction cache.

7.11 What the model does not give for free, and the road to out of order

7.11.1 A simple memory model does not make an atomic implementation simple by itself: cache coherence, exclusive ownership, invalidation, ordering and the interaction with interrupts still have to be designed and tested.

7.11.2 Out-of-order execution is not ruled out: the first implementations are in order, and the architecture is kept ready for a large out-of-order design. *(D)*

7.11.3 Sequential consistency on a speculative core needs loads that are replayed when another core intervenes; the readiness review calls this awkward but defined, and names the flag rules, the reservation rules and the `ISYNC` and `HINT` instructions as what a speculative core needs. *(D)*

Commentary. **Precedent.** One instruction set often spans small in-order and large out-of-order cores: ARM's small and large cores, RISC-V's Rocket and BOOM, the x86 Pentium and P6, Alpha's 21064 and 21264. **Trade-offs.** What the pdp64 gains by refusing speculation is a smaller design with fewer error cases and none of the speculative side channels; what it gives up is the performance of an aggressive core, which an FPGA or a small chip could not build anyway. The readiness document (`../pdp64-ooo-readiness.md`) and the hardware-vulnerabilities report give the rules a future core would follow. **Benefits.** The decision is reversible in the direction that matters: total store order can be the retreat for a large core. **Impact.** *Kernel:* None. *Compiler:* None. *Hardware:* A speculative core would need loads that replay when another core intervenes, and the flag and reservation rules keep that path open.

7.12 The atomic and ordering instructions

7.12.1 The atomic escape provides `CAS`, `SWAP`, `XADD`, `XAND`, `XOR_`, `XXOR`, `XMAX`, `XMIN`, `XMAXU` and `XMINU`, each with a `_DB` variant that adds a barrier, and `LL` and `SC`. *(opcode `0x11`)*

7.12.2 `LL` takes a reservation on a granule of memory; any write to it by any initiator clears it; `SC` succeeds exactly when the reservation is intact. A short `LL`/`SC` sequence must eventually succeed if no other initiator keeps writing the granule. *(D)*

7.12.3 The read-modify-write atomics are atomic with respect to every initiator, cores and devices alike. *(D)*

7.12.4 `FENCE` orders device accesses; `WFE` and `SEV` wait for and signal an event; `ISYNC` makes earlier system-register writes take effect; `HINT #n` has no architectural effect (1 pause, 2 speculation barrier, others reserved). *(D)*

Commentary. **Precedent.** The PDP-11's read-modify-write instructions were indivisible on the Unibus (the `DATIP`/`DATO` pair); the VAX had interlocked queue and bit instructions. **Trade-offs.** A bus lock is simple and does not scale as cores multiply; a monitor (reservation) maps onto the memory systems that FPGAs and modern chips use, at the cost of forward-progress rules. **Improvements.** The pdp64 offers all three designs found on other machines (load-linked/store-conditional, compare-and-swap, fetch-and-operate), more atomic operations than any architecture surveyed. **Benefits.** A kernel lock needs one instruction. **Modern comparables.** RISC-V `LR`/`SC` and the `AMO` set; AArch64 load-exclusive and its large-system atomics; x86 `LOCK`-prefixed read-modify-write. **Use.** `CAS` for lock-free structures; `XADD` for counters; `LL`/`SC` for anything else; `WFE` for the idle loop. **Impact.** *Kernel:* A lock is one instruction, and the `_DB` forms need no separate fence. *Compiler:* C11 atomics map one-to-one, no ordering fences are emitted under sequential consistency, and a `LL`/`SC` loop must be generated in the constrained form (short, no other memory access inside). *Hardware:* The reservation is a granule tag in the cache controller, and the read-modify-write atomics use an exclusive access with hardware retry.

The instruction entries for this section are in chapter 9, section 9.13: each entry there is complete (syntax, encoding diagram, operation, flags, exceptions, status); the commentary above gives the reasons and the use.

Entry	Mnemonics
Compare and swap	`CAS`, `CASDB`
Atomic exchange	`SWAP`, `SWAPDB`
Atomic fetch and add	`XADD`, `XADDDB`
Atomic fetch and and, or, xor	`XAND`, `XANDDB`, `XOR`, `XOR_DB`, `XXOR`, `XXORDB`
Atomic fetch and minimum or maximum	`XMAX`, `XMAXDB`, `XMIN`, `XMINDB`, `XMAXU`, `XMAXUDB`, `XMINU`, `XMINUDB`
Load-linked and store-conditional	`LL`, `SC`

7.13 Still open

The mapping of the bus's atomics onto PCI Express (the transport of decision R4 is settled by errata 80), the interrupt controller and routing (R1), starting the other cores (R2, B2), how coherence scales beyond four cores (R3), the wake rule of `WFE` (P1), and lock scaling above a few cores, which is a kernel design question the instruction set does not settle.

Chapter 8 — Vector work, AI and array languages: the device route

Wide data-parallel work, whether neural-network inference or the primitives of an array language, is done by memory-mapped devices with their own memory and driven by descriptors, not by SIMD registers in the processor. There is no vector register file and no AVX2-style instruction set in the pdp64. The chapter states that decision, the reason for it, and how it serves AI and large-language-model inference and the array languages APL and K. Graphics has its own chapter (chapter 3), since its devices are the first a user sees. It is the route ARM-based systems take for their neural-network and graphics engines, and the one the PDP-11 took for its attached array processors. The discussion of the alternatives is appendix B (S1 to S6); the accelerator designs are `../pdp64-lb64-accelerator.md` and section 12 of `../pdp64-fpga-plan.md`. Tags: *(D)* decided; *(P)* proposed.

8.1 The decision

8.1.1 The processor has no vector register file and no SIMD instruction set of the SSE, AVX2 or NEON kind. *(D)*

8.1.2 Wide work is described to a device by descriptors in memory: an operation, the addresses of the arrays and their length. *(D)*

8.1.3 The processor owes such a device what it owes every device: a memory type per page, a `FENCE`, and atomics that reach device memory; the instruction set is unchanged. *(D)*

8.1.4 Packed-lane operations in the ordinary integer registers (a handful of instructions for bytes, halves and words in a 64-bit register) are not part of this decision; they remain a possibility to be settled by measurement. *(P)*

Commentary. **Precedent.** The PDP-11's heavy numerical work went to attached array processors driven by library calls (the Floating Point Systems AP-120B attached to PDP-11 hosts, by the one brochure checked), and the VAX gave its 6000 series a vector extension of 16 registers of 64 elements, supported by VMS but little used by Unix. x86 went from MMX through SSE, AVX and AVX2 (256-bit) to AVX-512, a new width and a new set of state each time; ARM has NEON in the processor and scalable vectors beyond, and attaches its neural-network and graphics engines as memory-mapped devices; RISC-V has a scalable vector extension. **Trade-offs.** A device needs a setup (a descriptor) and a completion (a status), so small arrays are faster on the processor and large ones on the device; a SIMD register file has no setup and a cost in state, opcodes and width that grows with every generation. **Improvements.** The decision removes the questions that a vector register file raises: whether a context switch saves the vector state (x86's lazy saving of floating-point state was a security hole and Linux went back to eager restore), whether the kernel may use the registers, how wide they are, and what the calling convention does with them. **Benefits.** A processor that stays small and in order and that gains graphics and inference by adding devices. **Modern comparables.** ARM's Ethos neural engines and Mali graphics engines, Apple's matrix coprocessor reached through a library, Google's TPU on PCI Express. **Impact.** *Kernel:* no vector state to save at a context switch and no rule about the kernel using vector registers; a device is one more slot, mapped like any other. *Compiler:* no auto-vectoriser targets the device; the library and the language runtime call it at the level of an operation on an array. *Hardware:* no second register file, no wide load and store path, no opcodes spent; the processor's cost does not grow with the workload.

8.2 Why not SIMD in the processor

8.2.1 A SIMD register file is a second wide register file, which the instruction set deliberately avoided (floating point shares the general registers), and it brings wide loads and stores entangled with the alignment rules and a large demand on a first-page opcode map that is 58 of 64 full. *(D)*

8.2.2 A fixed-width design (128-bit NEON, 256-bit AVX2) bakes the width into every instruction, so a wider generation needs new instructions, and old binaries cannot use the new width. *(D)*

8.2.3 A scalable design (ARM SVE, RISC-V V) avoids that and is the most complex to specify and to implement; it is the only in-processor form that would suit this project's range from a small FPGA core to a possible large one. *(P)*

8.2.4 The compiled corpus shows little vectorisable code at the size-optimising setting; whether it shows more at higher optimisation is a measurement to make before any in-processor form is reconsidered. *(P)*

Commentary. **Precedent.** x86's history of SSE, AVX, AVX2 and AVX-512 is the argument against a fixed width: each added instructions and state, and AVX-512 was withdrawn from some client chips and later proposed to be unified. **Trade-offs.** A scalable vector extension would let one binary run on a small and a large implementation, at the price of the largest specification in the architecture and a compiler model that must handle an unknown vector length. **Improvements.** Moving the work to a device makes the length a descriptor field, which is the scalable idea without a register file. **Benefits.** The block RAM of a small FPGA, the scarce resource of the plan, is not spent on vector registers. **Modern comparables.** AVX2 on x86, NEON on ARM, SVE and the RISC-V vector extension. **Impact.** *Kernel:* nothing to save and no lazy-save hazard. *Compiler:* no vector types in the ABI and no vectorisation pass for the processor. *Hardware:* no area for a register file or wide data paths; the FPGA's memory goes to the caches and the device buffers.

8.3 AI and large-language-model inference

8.3.1 The inference accelerator, LB64, evaluates the layers of a binary-weight language model as sign-flip accumulates with no multipliers, taking a chain of descriptors and writing a status back on completion. *(D)*

8.3.2 A layer is two descriptors, the second accumulating into the first's result for the residual path, and a transformer block is a chain; the processor writes the chain once and is then idle. *(D)*

8.3.3 The work is partitioned between small engines, each doing one thing with its own local memory: LB64 for the projections and the feed-forward layers, a floating-point multiply-accumulate engine for the attention products, a vector engine for normalisation, softmax, activation and rotary position encoding, and the processor for the descriptor chains, sampling and the tokeniser. *(P)*

8.3.4 The accelerator has no instruction set: its computation has exactly one shape, so a programmable sequencer would spend its area on flexibility the work does not use. *(D)*

8.3.5 The processor keeps `POPCNT` and `XNORPOP` for the binary operations that small models and bitsets use; they are not what the accelerator uses. *(D)*

Commentary. **Precedent.** A descriptor chain is how every competent DMA engine since the PDP-11's RK11 has worked, and the partition into small single-purpose engines fed by chains is the idea of the 144-processor GA144 chip applied to a workload that suits it. **Trade-offs.** The accelerator is fast at what it does and does nothing else: attention is not helped, the element-wise work needs another engine, and a training accelerator is a different design again. The accelerator's descriptor is larger than the 32-byte descriptor of chapter 5, so the two must be reconciled: the proposal is that the standard descriptor's address points at a device-defined work block, which can chain, and the ring carries pointers to work blocks. **Benefits.** The lane count is set by the memory bandwidth and not by the amount of logic, so a small board can run a model the processor alone could not. **Modern comparables.** ARM's Ethos engines, Google's TPU, and the many inference accelerators on small boards. **Impact.** *Kernel:* a driver builds a chain and starts it; the kernel owns no model state and the only scheduling is of the device. *Compiler:* none; inference frameworks emit descriptors. *Hardware:* adders and sign-flip logic and no multipliers in LB64; the multiply-accumulate engine needs multiplier blocks; the memory interface sets the size.

8.4 Array languages: APL and K

8.4.1 Array languages express computation as operations on whole arrays: each primitive (add, multiply, compare, reduce, scan, index, where, sort) is one operation over contiguous data.

8.4.2 A device that takes a descriptor naming an operation, the addresses of the arrays and a length is the natural implementation of those primitives: one descriptor per primitive, the length in the descriptor. *(P)*

8.4.3 The interpreter stays on the processor and sends a primitive to the device when the array is long enough to repay the setup; short arrays run on the processor. *(P)*

8.4.4 There is no vector length in the language and none in a register: the length is a field of the descriptor, so one implementation serves any array size. *(P)*

8.4.5 A vector engine for such primitives would provide element-wise arithmetic and comparison, selection, reductions, scans, gather and scatter, compress (`where`) and index generation, on integer, floating-point and bit-array types. *(P)*

Commentary. **Precedent.** Iverson's APL made whole-array operations the language, and its descendants J and Arthur Whitney's K (the language of the kdb+ database) are interpreters whose speed comes from running long loops over contiguous arrays in a few tight kernels; the Cray vector machines were built around the same shape of loop, and DEC offered APL for the PDP-11 (not confirmed in the sources read). **Trade-offs.** Offloading a primitive has a fixed cost, so the benefit is for arrays above a size threshold; reductions and scans carry a dependence along the array that the device must support directly; sorting and gather are bandwidth-limited. **Improvements.** The language supplies the parallelism: the programmer says "add these two arrays", so there is no vectorising compiler to find it, which is the hardest part of making an ordinary language fast on SIMD hardware. The interpretive overhead is paid once per primitive, not once per element, and the device streams the data at memory bandwidth. **Benefits.** Vector languages are easier to support (a small interpreter with a library of primitives that map onto descriptors) and more efficient (the per-element work is hardware, and the per-primitive work is one descriptor), and the same device that serves the array languages serves the elementwise work of inference (section 8.3) and the lane-wise work of graphics. **Modern comparables.** K and kdb+ interpreters use AVX2 intrinsics heavily on x86 *(not confirmed in the sources read)*; array-language compilers for GPUs (Futhark, Co-dfns) target accelerators through offload, the same shape as this. **Impact.** *Kernel:* a language runtime that drives a device from user space needs the device's page mapped into its address space, with the protection caveat of chapter 5 (without a translation unit a user-space driver can direct its device to write anywhere). *Compiler:* none; the interpreter or compiler for the array language lowers primitives to descriptors, and a conventional compiler never sees a vector. *Hardware:* a streaming engine with a small set of element-wise, reduce, scan and gather units behind the ring engine, sized to the memory bandwidth.

8.5 Number formats

8.5.1 The processor handles `binary64`, `binary32` and `binary16` as scalar floating point; other formats (bfloat16, 8-bit integers with 32-bit accumulation, binary weights, 8-bit floating point) are the device's. *(D for the processor; P for the devices)*

8.5.2 Each vector device names its operations and formats in its identification block and feature bits, so a library can choose by asking. *(P)*

Commentary. **Trade-offs.** A format fixed in the processor's instruction set is a format that cannot change when the machine-learning field changes it, as it has several times; a format in a device is replaced by replacing the device. **Modern comparables.** x86 has half precision, bfloat16 and `VNNI` dot products in the instruction set; ARM has `BF16`, `SDOT` and matrix extensions; accelerators handle the rest. **Impact.** *Kernel:* none. *Compiler:* only the scalar formats; the machine-learning formats are descriptor fields. *Hardware:* the devices' multiply-accumulate units, not the processor's, are built for the formats in use.

8.6 Driving a vector device

8.6.1 A program fills a descriptor naming the operation and the arrays, executes `FENCE`, and writes the doorbell; the device processes the descriptor, writes the results and a status, and clears the ownership bit; the program polls or takes the interrupt. *(P)*

8.6.2 A chain of descriptors runs without the processor, and a work block that is a chain is how a transformer layer or a sequence of array primitives is expressed. *(P)*

8.6.3 The buffers are uncached, as for every device, so the processor's reads of results are slow; a large result is left in the device's memory or read back by the next descriptor. *(P)*

Commentary. This is the same driver skeleton as for a disk (chapter 5), with an operation field that means "add these arrays". **Trade-offs.** The slow uncached readback is the cost of the explicit hand-off; an interpreter that needs many small results back on the processor should leave them in device memory. **Impact.** *Kernel:* one driver skeleton. *Compiler:* none. *Hardware:* one ring engine shared with every device.

8.7 Still open

The reconciliation of the accelerators' descriptors with the standard descriptor, the formats and operation set of the vector engine, the target workloads, and the evidence that would reopen the question of packed integer lanes: compile the corpus


at higher optimisation and count vectorised loops, measure the share of time in memory and string routines, and estimate the block RAM cost (appendix B, S1 to S6).

Chapter 9 — The instruction set

The instruction set is built around one idea: the length of an instruction is known from its first two bits, so the cheapest instructions are two bytes and nothing is longer than six. The chapter covers how the 64 opcodes are divided, the properties and principles that hold throughout, the registers, the format and the addressing modes, each group of instructions, faults, restart and memory management, position-independent code, what is rejected, the idioms of the PDP-11 and VAX that are restored, lost or replaced, the comparison with the PDP-11 and VAX, what is taken from LoongArch, and what is open. Every instruction has its entry (syntax, encoding drawing, operation, flags, exceptions) in the section of its group below; the atomic instructions are in section 7.12 and the system instructions in section 6.7; the reference tables hold the second page, the aliases, the constants and the lists of mnemonics and opcodes. The full text with every encoding is `../pdp64-isa.md`; every number here comes from the grammars that the tools are generated from.

9.1 How the opcode space is divided

9.1.1 Every instruction begins with a 16-bit parcel with four fields: `len` (2 bits), `opcode` (6 bits), `reg` (4 bits) and `mode` or `rm` (4 bits).



9.1.2 There are 64 opcodes on the first page. An operation gets a top-level opcode if its common case is register to register, because only then can it be two bytes; every other operation lives in an escape group and costs nothing for it.

9.1.3 Six escape groups, `001100 (0x0C)` to `010001 (0x11)`, read a sub-opcode from the second parcel: `BESC` (bits, fields, rotates, UTF-8), `MBLK` (block memory), `AESC` (divide, remainder, absolute, minimum, maximum, set), `MESC` (unaligned access, ALU to memory), `FESC` (fused multiply-add, binary32 and binary16, divide, square root, classify) and `ATOM` (atomics).

9.1.4 Three groups, `010010 (0x12)` to `010100 (0x14)`, take their sub-opcode from the register field: `XFER` (indirect jump and call, tag dispatch), `SOP` (single-operand instructions, jump, call, push, pop) and `SYS` (system control).

9.1.5 Every other run of opcodes is one kind, and its low bits select the operation directly: twelve moves (`000000 (0x00)-001011 (0x0B)`), thirteen ALU operations (`010110 (0x16)-100010 (0x22)`), four floating-point operations (`100100 (0x24)-100111 (0x27)`), three compare-and-branch forms (`101000 (0x28)-101010 (0x2A)`) and sixteen branches (`110000 (0x30)-111111 (0x3F)`).

9.1.6 Fifty-eight of the sixty-four opcodes are assigned, one ALU slot (`100011 (0x23)`) is spare and five (`101011 (0x2B)-101111 (0x2F)`) are reserved.

9.1.7 When `len` is `11`, the instruction is a single parcel from a second page of 64 opcodes, 45 defined and 19 reserved, each an exact abbreviation of a first-page instruction.

Commentary. **Precedent.** The PDP-11 partitioned its opcodes by the addressing modes of the first word; the VAX by operand specifiers parsed in sequence; x86 by prefixes, opcode, ModR/M and SIB read one after another. Each step down that list costs more front-end logic before the address of the next instruction is known. **Trade-offs.** Putting an operation in an escape group makes its shortest form four bytes, since the sub-opcode lives in the second parcel, so the allocation is a frequency sort, and five groups sit in escapes for that reason (divide and remainder, rotate by a register count, floating-point divide and square root, and the read-modify-write memory forms), where the cost is nothing or almost nothing. **Improvements.** The six second-parcel escapes sit together so that "read a sub-opcode" is one range comparison on bits 13 to 8; the three register-field escapes sit together so that one range compare enables the mux that already feeds the register file's address inputs; the other runs are contiguous so their low bits are wired straight to the function selects. **Benefits.** The decoder is a few comparators and wires, and a new instruction usually costs a sub-opcode, not an opcode. **Modern comparables.** RISC-V groups its major opcodes by format and AArch64 by top-level encoding class; the pdp64 groups by the one property that matters most to its front end, whether the sub-opcode needs the second parcel. **Impact.** *Kernel:*

Nothing in the kernel depends on the opcode map except the privileged group, which sits in one place. *Compiler:* The instruction selector gets the two-byte form for every register-to-register operation and must charge four bytes for anything in an escape group, which its cost model has to know. *Hardware:* The decoder is a few range comparisons and wires: six escape groups are one compare on bits 13 to 8, three register-field escapes are one compare that enables a mux already feeding the register file, and every run's low bits go straight to its function select.

9.2 Properties and principles

9.2.1 The length of an instruction is a function of its `len` field alone: 0, 1 or 2 extension parcels, for 2, 4 or 6 bytes. *(D)*

9.2.2 At most one operand of an instruction may be a memory reference; the other, where present, is a register. The block operations are the one admitted exception. *(D)*

9.2.3 No instruction is longer than six bytes. *(D)*

9.2.4 A register is always written in full: narrow loads sign- or zero-extend, and there is no partial-register write. *(D)*

9.2.5 Anything that changes what an instruction means is, by default, visible state set by an instruction that names it, not hidden state; whether a mode bit is worth its cost is decided case by case (errata 83). Compatibility is by conversion instructions where that is cheap. *(D)*

9.2.6 Every instruction can be restarted after a fault, and exceptions are precise; the machine has no hidden instruction state. *(D)*

9.2.7 Floating point is done in the general registers; there is no separate floating-point register file. *(D)*

9.2.8 Memory is sequentially consistent between processors. *(D)*

9.2.9 The ALU has one width, 64 bits; sizes appear only on loads, stores and conversions. *(D)*

9.2.10 Addresses are canonical: 39 bits of virtual address, 40 bits of physical address. *(D)*

9.2.11 Instructions are aligned to two bytes; quad data accesses are naturally aligned, and the explicit unaligned forms exist for the cases that need them. *(D)*

9.2.12 An instruction does what its name says and nothing else; no flag is set that its entry does not list. *(D)*


Commentary. **Precedent.** 9.2.2 is x86's ModR/M idea made architectural; it is also what lets the exception machinery be small (the PDP-11 recorded at most two register side effects per instruction because it had two specifiers; with one memory operand there is at most one). 9.2.6 exists because the Motorola 68000, which was very nearly this machine, could not restart an instruction after a bus error and so could not do demand paging until its successor retrofitted a fault model. 9.2.4 is the rule x86-64 adopted for 32-bit writes and failed to apply to the 8- and 16-bit forms. 9.2.7 is the arrangement RISC-V standardised as Zfinx. **Trade-offs.** 9.2.9 means narrow arithmetic is done wide and converted, which costs an extension instruction after some narrow operations; whether that cost is large enough to justify 32-bit forms of add and subtract is an open question that the compiled corpus can answer (appendix B). 9.2.8 is the cheapest model on a small in-order core and the most expensive on a large speculative one. 9.2.10 gives up the 48-bit space of x86-64 and AArch64 for a three-level page table. **Improvements.** The rules are soft defaults: each says what it protects and what breaking it costs. **Benefits.** Together they make the machine small, restartable and easy for a compiler; the measured code size is in chapter 1. **Modern comparables.** AArch64 and RISC-V have fixed-length register-to-register encodings and weak memory models; x86-64 has memory operands and total store order; the pdp64 takes memory operands, strong ordering and a bounded fault surface. **Impact.** *Kernel:* Restartable instructions and precise exceptions mean a page-fault handler repairs the mapping and returns, with no instruction-specific cases, and sequential consistency means no barrier code. *Compiler:* One memory operand keeps instruction selection and register allocation simple; a register written in full removes partial-register merges; the single ALU width costs an extension instruction after some narrow arithmetic. *Hardware:* One address generator, at most one register side effect, a single-entry undo buffer, no byte-lane multiplexing and a two-bit length are what keep the die small.

9.3 State: registers and flags

9.3.1 There are sixteen 64-bit general registers, `R0` to `R15`. `R14` is the stack pointer `SP`, with three copies (kernel, supervisor, user) chosen by the current mode; `R13` is the frame pointer by convention only; the others carry no meaning to the hardware. *(D)*

9.3.2 The program counter is not a general register; it is read with `LEA 0(PC), Rn`. *(D)*

9.3.3 The processor status word is 16 bits. *(D)*



(Bit positions as in System v1: `C` 0, `V` 1, `Z` 2, `N` 3, `T` 4, priority 5-7, current mode 8-9, previous mode 10-11, `UA` 12.)

9.3.4 The flags form two groups, `C` and `{N, Z, V}`, and no instruction writes part of `{N, Z, V}` or writes it conditionally. Moves, loads, stores and the compare-and-branch instructions write no flags; shifts write the same flags for every count; rotates and the funnel shift write none; the by-one left shift sets `V` to `N` xor `C`. *(D)*

9.3.5 `DP`, the direct-page base, has three copies by mode. It makes `d(DP)` the shortest address form (a 12-bit displacement in four bytes); in kernel mode it is the per-CPU pointer, and in user mode the thread pointer. *(D)*


9.3.6 Other special registers: `FPSR` (five sticky floating-point flags), `ASID`, `PTBR`, `DMW0` and `DMW1`, `EPC`, `EPSW`, `EVA`, `ECAUSE`, `VBR`, `MMUCTL`; the system registers are read and written by `MFSR` and `MTSR` with an 8-bit register number. *(D)*

9.3.7 A bit `DIT` in the status word (its position is unspecified) promises data-independent timing: while it is set no data-dependent timing effect of any kind remains, neither in instruction latency (divide, `MSCN`, `MCMP` and floating point included), nor in frequency or power management (a core that scales frequency holds it steady while the bit is set, or says in a feature register that it cannot), nor from any data-dependent prefetcher or value predictor (a core may have one, but it is off while the bit is set). User code may set it for its own use. *(D)*

Commentary. **Precedent.** The PDP-11's PC and SP were ordinary registers and its flags were set by nearly every instruction. The VAX put the PC in R15. **Trade-offs.** Keeping the PC out of the register file means a jump to a computed address uses `JMP`, not a write to a register, so that writing `SP` has no control-flow consequence and the hazard logic treats it like any other destination. Condition codes are kept (rather than a flagless design) because compare-and-branch and flag-setting arithmetic make for dense code; the flag rules make them cheap for an out-of-order implementation, because the compiled corpus shows that 68% of instructions write a flag and only 1.5% read one. **Improvements.** The status word carries a user-memory guard bit (9.14) and the per-mode `DP` serves two jobs, the per-CPU pointer in the kernel and the thread pointer in user mode. **Benefits.** An exception handler finds a kernel stack and a per-CPU pointer without first searching for them; a threaded program's thread-local variable is one instruction. **Modern comparables.** x86-64 keeps `FS` and `GS` base registers for the same two jobs; AArch64 has `TPIDR_EL0` and `TPIDR_EL1`; RISC-V uses `tp` and the supervisor scratch register. **Impact.** *Kernel:* Banked stack and direct-page registers let entry find a kernel stack and a per-CPU pointer with no code, and the status word is saved by one `PUSHX`. *Compiler:* The flag rules decide when a compare may fuse with its branch (1,893 pairs stay separate because a second branch reads the flags) and what the compiler may move between a compare and a branch. *Hardware:* Two flag groups need one or two rename targets, not one per bit; the register file is 16 by 64 with two read ports and one write (about 250 lookup tables of distributed memory); the banked copies are a three-way mux.

9.4 The instruction format

9.4.1 The first parcel holds `len`, the opcode and two four-bit fields; `len` is the number of extension parcels (0, 1 or 2) when it is less than 3. *(D)*



9.4.2 Instructions are parcel-aligned and little-endian; an instruction may cross any boundary of 8 bytes, a cache line or a page. *(D)*

9.4.3 Most instructions are two or four bytes: register-to-register work and the whole conversion set is one parcel; any memory operand within ±2 KB is two; displacements to ±128 MB, 32-bit immediates and branches to ±4 GB are three. *(D)*

9.4.4 Where an addressing mode names no base register (immediate, absolute, PC-relative), the register nibble of the second parcel carries payload, so those modes reach 16 bits at four bytes and 32 bits at six. *(D)*

9.4.5 A constant wider than 32 bits is loaded from a literal pool with `MOVQ =K, Rd`, written with an explicit `=`; nothing is pooled silently. *(D)*

Commentary. **Precedent.** The PDP-11 had the length in the first word, but as a function of both of its six-bit specifiers; UTF-8 made "the leading unit says how long" famous, but what matters here is that length is the *primary* partition, so the payload is budgeted by what each form needs and not carved from a fixed width. **Trade-offs.** Byte-granular encoding, as in x86, buys perhaps a tenth of the code size and costs a full alignment rotator and cross-line splice logic in the fetch path on a 64-bit datapath; the pdp64 refuses it. Forcing an instruction to stay inside an eight-byte window would simplify fetch and would cost 5% to 10% of code size in padding. **Improvements.** The `len` code `11` selects a second page of one-parcel abbreviations; the measured average is near three bytes per instruction. **Benefits.** The front end is a two-bit counter, a two-deep parcel buffer and no feedback. **Modern comparables.** Thumb-2 and RISC-V's compressed instructions mix 16- and 32-bit forms too, with the length read from the low bits. **Impact.** *Kernel:* Page-2 forms make kernel text smaller with no source change. *Compiler:* The assembler picks the shortest form, branch relaxation is a length choice, and the cost model knows only 2, 4 and 6 bytes. *Hardware:* The fetch unit is a two-bit down-counter and a two-deep parcel buffer with no feedback.

9.5 Addressing modes

9.5.1 Four bits select one of eight modes, present at four bytes and longer. *(D)*

Mode	Syntax	Effect
`0000`	`d(Rn)`	base plus displacement
`0001`	`d(Rn)(Rx*s)`	scaled index, `s` in {1, 2, 4, 8}
`0010`	`d(PC)`	PC-relative; the base is the first parcel of the instruction
`0011`	`d(DP)`	direct page
`0100`	`#imm`	immediate, sign-extended
`0101`	`@abs`	absolute, sign-extended
`0110`	`(Rn)+d`	post-increment by `d` (default: the operand size)
`0111`	`-(Rn)` or `(Rn)-d`	pre-decrement by the operand size, or by `d`

9.5.2 The deferred modes of the PDP-11 are removed; indirection is done with `JMPI`, `CALLI` and a load. *(D)*

9.5.3 At most one register side effect occurs per instruction, and it is committed at retirement; a fault discards it. *(D)*

Commentary. **Precedent.** The PDP-11 had eight modes for each of eight registers, with a deferred flavour of each, and it made `*p++` and `*--p` single instructions. **Trade-offs.** Dropping the deferred modes removes the case where a fault occurs after a register has been updated at an address that itself came from a load; keeping the strided autoincrement costs

nothing, because the undo information was already a delta (the PDP-11's `MMR1` recorded an amount for the same reason). **Improvements.** The increment is a stride, so walking an array of 16-byte records is one instruction; the PC-relative modes count from the instruction itself, so a branch needs no adjustment and `LEA` reads the PC. **Benefits.** Address generation is one adder pass, never load-then-add, which is the difference between one cycle and a long path on an FPGA. **Modern comparables.** AArch64 has pre- and post-indexed forms with an immediate; x86 has scaled index with a base; RISC-V has base plus immediate only. **Impact.** *Kernel:* A strided autoincrement walks a table of records, and `d(DP)` reaches the per-CPU structure in one instruction. *Compiler:* The modes match C idioms (`*p++`, `a[i]`) one-to-one, and dropping the deferred modes removes the cases the selector would otherwise have to consider. *Hardware:* Address generation is one adder pass, never load-then-add, and the PC-relative base is the first parcel, so no adjustment is needed.

9.6 Moves, conversions and address formation

The instructions. Every instruction has an entry in the section of its group, laid out as in a processor reference manual: its mnemonics, its syntax, its encoding (a drawing of the parcels and the numbers), its operation in pseudocode, the flags it writes, the exceptions it can take, and where the manual explains the matter it touches (*Cf.*). Every instruction, the atomic and the system instructions included, has its official entry below (sections 9.13 and 9.14 for those two groups); the chapters on the kernel and on several processors give the reasons, and an entry may point back to them for a fuller explanation. In the pseudocode, ← is assignment, = and ≠ compare, × and ÷ multiply and divide, and `M[a]` is memory at address `a`. Numbers that are encodings (opcodes, sub-opcodes, field values) are written in binary with the hexadecimal value in brackets behind, as `010011 (0x13)`. Masks are binary too, with a subscript 2 to mark the base (`Rn & 111`$_2$ keeps the low three bits). The entries are generated from `spec/pdp64-mnemonics.hbnf`, the one place where the numbers of the architecture are written, so an encoding here cannot disagree with the assembler or the simulators; the words (operation, flags, exceptions) are checked against the reference executor, `common/pdp64exec.c`, which `sim64` and QEMU share, and the Status line of each entry says whether the executor implements the instruction. The one-parcel second page, the aliases, the constants and the lists of the mnemonics and the opcodes are in the reference tables.

The stories. An instruction that is not common (the PDP-11 core and the operations every architecture has carry none) is followed by *Why it is here*: the machine the idea came from and the reason it was chosen, with the measurements that bear on it. Where no reason is recorded, the paragraph says so. The documents behind the paragraphs are listed in appendix F.

Notation. `Rd` is the destination register (the `reg` field of parcel 0), `Rs` the first source (`low`), `Rt` the second (`t` of parcel 1), `Ru` the third (`x`); the assembler writes the destination last. `rm` is a general operand: a register at `len = 00`, or a memory operand, an immediate or an absolute address by one of the eight addressing modes (section 9.5). `EA(rm)` is its effective address. `M[a]` is memory, `M8[a]` one byte. `sext` and `zext` sign- and zero-extend. A `len = 01` instruction is two parcels (four bytes) and a `len = 10` instruction three (six bytes); `len = 11` is page 2. `N Z V C` are the condition flags. In the drawings the bits of a parcel are numbered from 15 at the left, a shaded box is a fixed value, and a white box is a field that varies.

Cf. section 6.4 for the memory types that decide whether an access is cached, and section 6.8 for what a faulting load leaves behind.

9.6.1 `MOVQ`, `MOVL`, `MOVW` and `MOVB` load and store 64, 32, 16 and 8 bits; the loads sign-extend. `MOVZL`, `MOVZW` and `MOVZB` load with zero extension. *(opcodes `000000 (0x00)`-`001010 (0x0A)`)*

9.6.2 With a register operand, the same opcodes are the conversion set: `MOVB R1, R2` sign-extends the low byte, `MOVZW R1, R2` zero-extends the low word.

9.6.3 `LEA` forms an effective address; `LEA 0(PC), Rn` reads the program counter. *(opcode `001011 (0x0B)`)*

9.6.4 Moves, loads and stores write no flags. *(D)*

9.6.5 The explicit unaligned forms `MOVUB`, `MOVUW`, `MOVUL` and `MOVUQ` exist in both directions, in the memory escape. *(D)*

9.6.6 Page 2 abbreviates the common cases to one parcel: loads and stores through `(rn)`, loads and stores at small offsets from `SP`, `LEA` from `SP`, and `MOVQ #imm, rd` with a four-bit immediate. *(D)*

Commentary. **Precedent.** The PDP-11 had `MOV` and `MOVB` with a byte sign-extended into a register; the VAX had a sized `MOV` for every width. **Trade-offs.** Keeping the sized loads costs four extra opcodes against a quad-only design, but without `MOVL` a struct field load becomes two `MOVW`s, a shift and an or, and ELF, timestamps and most on-disk and wire structures are full of 32- and 16-bit fields. **Improvements.** There is no separate `CVT` group: the conversions are the moves with a register source, so they cost nothing. **Benefits.** No partial-register state anywhere. **Modern comparables.** AArch64 and RISC-V

have the same sized loads with sign and zero extension; x86-64 keeps 8- and 16-bit register writes that preserve the upper bits, which makes narrow writes depend on the old value. **Use.** `LEA 0(PC)` is how a position-independent program finds itself; the unaligned forms are for packed on-disk and network structures. **Impact.** *Kernel:* `LEA 0(PC)` lets position-independent kernel code find itself; the unaligned forms read packed on-disk and network structures. *Compiler:* Sized loads avoid the shift, mask and or of a struct-field read, and the conversions are moves, so no separate conversion selection exists. *Hardware:* No partial-register write anywhere; the conversions reuse the load-extend path.


MOV: Move, load and store (64, 32, 16 and 8 bits)

Mnemonics: `MOVQ`, `MOVL`, `MOVW`, `MOVB`

Syntax

```
MOVQ rm, Rd        ; load
MOVQ Rs, rm        ; store
MOVL, MOVW, MOVB likewise
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
`MOVQ`	`000000 (0x00)`, `000001 (0x01)`
`MOVL`	`000010 (0x02)`, `000011 (0x03)`
`MOVW`	`000100 (0x04)`, `000101 (0x05)`
`MOVB`	`000110 (0x06)`, `000111 (0x07)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
size = 8 (MOVQ), 4 (MOVL), 2 (MOVW) or 1 (MOVB) bytes
load :  Rd ← sext(M[EA(rm)], size)          ; len = 00: Rd ← sext(Rs[8×size-1:0])
store:  M[EA(rm)] ← Rs[8×size-1:0]          ; len = 00: Rd ← sext(Rs[8×size-1:0])
```

Flags None written.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


A register is always written in full: a narrow load sign-extends to 64 bits and there is no partial-register write anywhere. At `len = 00` the same opcodes are the conversion set: `MOVB R1, R2` sign-extends the low byte of `R1` into `R2`. Page 2 abbreviates the loads and stores through `(rn)`, at small offsets from `SP` and from a register, and `MOVQ #imm, rd` with a 4-bit immediate (see the page-2 table).

Cf. 6.4 for the memory type that decides whether the access is cached; 6.8 for what a faulting access leaves behind.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MOVQ


MOVQ, opcode 000000, three parcels (modes base, postinc, predec) (6 bytes)




MOVQ, opcode 000000, three parcels (modes index) (6 bytes)




MOVQ, opcode 000000, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVQ, opcode 000000, three parcels (modes dp) (6 bytes)




MOVQ, opcode 000001, three parcels (modes base, postinc, predec) (6 bytes)




MOVQ, opcode 000001, three parcels (modes index) (6 bytes)




MOVQ, opcode 000001, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVQ, opcode 000001, three parcels (modes dp) (6 bytes)




MOVQ, opcode 000000, two parcels (modes base, postinc, predec) (4 bytes)




MOVQ, opcode 000000, two parcels (modes index) (4 bytes)




MOVQ, opcode 000000, two parcels (modes pcrel, imm, abs) (4 bytes)




MOVQ, opcode 000000, two parcels (modes dp) (4 bytes)



MOVQ, opcode 000001, two parcels (modes base, postinc, predec) (4 bytes)




MOVQ, opcode 000001, two parcels (modes index) (4 bytes)




MOVQ, opcode 000001, two parcels (modes pcrel, imm, abs) (4 bytes)




MOVQ, opcode 000001, two parcels (modes dp) (4 bytes)



MOVQ, opcode 000000, one parcel (2 bytes)



MOVQ, opcode 000001, one parcel (2 bytes)





```
MOVQ rm, Rd
MOVQ Rs, rm
```

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)


Operation, flags and exceptions as for the entry MOV above; 18 layout forms, each a chart of its own (above).

MOVL


MOVL, opcode 000010, three parcels (modes base, postinc, predec) (6 bytes)




MOVL, opcode 000010, three parcels (modes index) (6 bytes)




MOVL, opcode 000010, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVL, opcode 000010, three parcels (modes dp) (6 bytes)




MOVL, opcode 000011, three parcels (modes base, postinc, predec) (6 bytes)




MOVL, opcode 000011, three parcels (modes index) (6 bytes)




MOVL, opcode 000011, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVL, opcode 000011, three parcels (modes dp) (6 bytes)




MOVL, opcode 000010, two parcels (modes base, postinc, predec) (4 bytes)




MOVL, opcode 000010, two parcels (modes index) (4 bytes)




MOVL, opcode 000010, two parcels (modes pcrel, imm, abs) (4 bytes)




MOVL, opcode 000010, two parcels (modes dp) (4 bytes)



MOVL, opcode 000011, two parcels (modes base, postinc, predec) (4 bytes)




MOVL, opcode 000011, two parcels (modes index) (4 bytes)




MOVL, opcode 000011, two parcels (modes pcrel, imm, abs) (4 bytes)




MOVL, opcode 000011, two parcels (modes dp) (4 bytes)



MOVL, opcode 000010, one parcel (2 bytes)



MOVL, opcode 000011, one parcel (2 bytes)





```
MOVL, MOVW, MOVB likewise
```

Mnemonic	Opcode
MOVL	000010 (0x02), 000011 (0x03)


Operation, flags and exceptions as for the entry MOV above; 18 layout forms, each a chart of its own (above).

MOVW


MOVW, opcode 000100, three parcels (modes base, postinc, predec) (6 bytes)




MOVW, opcode 000100, three parcels (modes index) (6 bytes)




MOVW, opcode 000100, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVW, opcode 000100, three parcels (modes dp) (6 bytes)




MOVW, opcode 000101, three parcels (modes base, postinc, predec) (6 bytes)




MOVW, opcode 000101, three parcels (modes index) (6 bytes)




MOVW, opcode 000101, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVW, opcode 000101, three parcels (modes dp) (6 bytes)




MOVW, opcode 000100, two parcels (modes base, postinc, predec) (4 bytes)




MOVW, opcode 000100, two parcels (modes index) (4 bytes)




MOVW, opcode 000100, two parcels (modes pcrel, imm, abs) (4 bytes)




MOVW, opcode 000100, two parcels (modes dp) (4 bytes)



MOVW, opcode 000101, two parcels (modes base, postinc, predec) (4 bytes)




MOVW, opcode 000101, two parcels (modes index) (4 bytes)




MOVW, opcode 000101, two parcels (modes pcrel, imm, abs) (4 bytes)




MOVW, opcode 000101, two parcels (modes dp) (4 bytes)



MOVW, opcode 000100, one parcel (2 bytes)



MOVW, opcode 000101, one parcel (2 bytes)




Mnemonic	Opcode
MOVW	000100 (0x04), 000101 (0x05)


Operation, flags and exceptions as for the entry MOV above; 18 layout forms, each a chart of its own (above).

MOVB


MOVB, opcode 000110, three parcels (modes base, postinc, predec) (6 bytes)




MOVB, opcode 000110, three parcels (modes index) (6 bytes)




MOVB, opcode 000110, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVB, opcode 000110, three parcels (modes dp) (6 bytes)




MOVB, opcode 000111, three parcels (modes base, postinc, predec) (6 bytes)




MOVB, opcode 000111, three parcels (modes index) (6 bytes)




MOVB, opcode 000111, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVB, opcode 000111, three parcels (modes dp) (6 bytes)




MOVB, opcode 000110, two parcels (modes base, postinc, predec) (4 bytes)




MOVB, opcode 000110, two parcels (modes index) (4 bytes)




MOVB, opcode 000110, two parcels (modes pcrel, imm, abs) (4 bytes)




MOVB, opcode 000110, two parcels (modes dp) (4 bytes)



MOVB, opcode 000111, two parcels (modes base, postinc, predec) (4 bytes)




MOVB, opcode 000111, two parcels (modes index) (4 bytes)




MOVB, opcode 000111, two parcels (modes pcrel, imm, abs) (4 bytes)




MOVB, opcode 000111, two parcels (modes dp) (4 bytes)



MOVB, opcode 000110, one parcel (2 bytes)



MOVB, opcode 000111, one parcel (2 bytes)



Mnemonic	Opcode
MOVB	000110 (0x06), 000111 (0x07)

Operation, flags and exceptions as for the entry MOV above; 18 layout forms, each a chart of its own (above).


MOVZ: Move zero-extended (32, 16 and 8 bits)

Mnemonics: MOVZL, MOVZW, MOVZB

Syntax

```
MOVZL rm, Rd
MOVZW rm, Rd
MOVZB rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← zext(M[EA(rm)], size)      ; len = 00: Rd ← zext(Rs[8×size-1:0])
```

Flags None written.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

There is no zero-extending 64-bit move (it would be `MOVQ`). At `len = 00` these are the zero-extending half of the conversion set.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MOVZL


MOVZL, opcode 001000, three parcels (modes base, postinc, predec) (6 bytes)




MOVZL, opcode 001000, three parcels (modes index) (6 bytes)




MOVZL, opcode 001000, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVZL, opcode 001000, three parcels (modes dp) (6 bytes)



MOVZL, opcode 001000, two parcels (modes base, postinc, predec) (4 bytes)




MOVZL, opcode 001000, two parcels (modes index) (4 bytes)




MOVZL, opcode 001000, two parcels (modes pcrel, imm, abs) (4 bytes)



MOVZL, opcode 001000, two parcels (modes dp) (4 bytes)



MOVZL, opcode 001000, one parcel (2 bytes)





```
MOVZL rm, Rd
```

Mnemonic	Opcode
MOVZL	001000 (0x08)


Operation, flags and exceptions as for the entry MOVZ above; 9 layout forms, each a chart of its own (above).

MOVZW


MOVZW, opcode 001001, three parcels (modes base, postinc, predec) (6 bytes)




MOVZW, opcode 001001, three parcels (modes index) (6 bytes)




MOVZW, opcode 001001, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVZW, opcode 001001, three parcels (modes dp) (6 bytes)



MOVZW, opcode 001001, two parcels (modes base, postinc, predec) (4 bytes)




MOVZW, opcode 001001, two parcels (modes index) (4 bytes)




MOVZW, opcode 001001, two parcels (modes pcrel, imm, abs) (4 bytes)



MOVZW, opcode 001001, two parcels (modes dp) (4 bytes)



MOVZW, opcode 001001, one parcel (2 bytes)





```
MOVZW rm, Rd
```

Mnemonic	Opcode
MOVZW	001001 (0x09)


Operation, flags and exceptions as for the entry MOVZ above; 9 layout forms, each a chart of its own (above).

MOVZB


MOVZB, opcode 001010, three parcels (modes base, postinc, predec) (6 bytes)




MOVZB, opcode 001010, three parcels (modes index) (6 bytes)




MOVZB, opcode 001010, three parcels (modes pcrel, imm, abs) (6 bytes)




MOVZB, opcode 001010, three parcels (modes dp) (6 bytes)



MOVZB, opcode 001010, two parcels (modes base, postinc, predec) (4 bytes)




MOVZB, opcode 001010, two parcels (modes index) (4 bytes)




MOVZB, opcode 001010, two parcels (modes pcrel, imm, abs) (4 bytes)



MOVZB, opcode 001010, two parcels (modes dp) (4 bytes)



MOVZB, opcode 001010, one parcel (2 bytes)





```
MOVZB rm, Rd
```

Mnemonic	Opcode
MOVZB	001010 (0x0A)


Operation, flags and exceptions as for the entry MOVZ above; 9 layout forms, each a chart of its own (above).

LEA: Load effective address


LEA, opcode 001011, three parcels (modes base, postinc, predec) (6 bytes)




LEA, opcode 001011, three parcels (modes index) (6 bytes)




LEA, opcode 001011, three parcels (modes pcrel, imm, abs) (6 bytes)




LEA, opcode 001011, three parcels (modes dp) (6 bytes)




LEA, opcode 001011, two parcels (modes base, postinc, predec) (4 bytes)




LEA, opcode 001011, two parcels (modes index) (4 bytes)




LEA, opcode 001011, two parcels (modes pcrel, imm, abs) (4 bytes)



LEA, opcode 001011, two parcels (modes dp) (4 bytes)



LEA, opcode 001011, one parcel (2 bytes)




Mnemonics: `LEA`

Syntax

```
LEA d(Rn), Rd
LEA d(PC), Rd
LEA d(Rn)(Rx×s), Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
`LEA`	`001011 (0x0B)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← EA(rm)          ; no memory access
```

Flags None written.

Exceptions The operand must name memory; `len = 00` (a register) and the immediate mode are reserved. No memory access is made, so the instruction takes no memory fault. A reserved encoding aborts with the illegal-instruction vector.

`LEA 0(PC), Rd` is how the program counter is read: it puts the address of the `LEA` itself in `Rd`. At `len = 10` it forms any address within ±2 GB of itself PC-relatively in six bytes. The base of every PC-relative displacement is the address of the first parcel of the instruction.

Why it is here. The PDP-11 and the VAX made the program counter a register (R7, R15). Here the program counter is kept out of the register file, because every register write would then be a potential branch, and a read-only view of it (R7 as a view of the PC) is refused, because it would fix for ever *which* PC is meant (ARM32 is stuck with `PC+8`). `LEA 0(PC), Rn` gives the capability without the commitment: the address of the instruction itself, in one instruction. The same instruction forms any address PC-relatively, which is what makes position-independent code free (section 9.16).

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


MOVU: Unaligned load and store

Mnemonics: `MOVUB`, `MOVUW`, `MOVUL`, `MOVUQ`

Syntax

```
MOVUQ rm, Rd        ; load, any alignment
MOVUQ Rs, rm        ; store, any alignment
MOVUW, MOVUL, MOVUB likewise
```

Encoding



The chart is the layout `r20-mesc-1`, Memory escape (MESC), two parcels (`len = 01`): Addressing modes (`low`) that use this layout: `base` 0000, `index` 0001, `pcrel` 0010, `dp` 0011, `imm` 0100, `abs` 0101, `postinc` 0110, `predec` 0111. `low` of parcel 0 is an addressing mode; parcel 1 holds the sub-opcode, `rm` and the first 8 bits of the displacement.

Mnemonic	Opcode	Sub-opcode
`MOVUB`	`001111 (0x0F)`	`0000 (0x0)`
`MOVUW`	`001111 (0x0F)`	`0010 (0x2)`
`MOVUL`	`001111 (0x0F)`	`0100 (0x4)`
`MOVUQ`	`001111 (0x0F)`	`0110 (0x6)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mesc-1`, `r20-mesc-2`.

Operation

```
size = 1, 2, 4 or 8 bytes
load :  Rd ← sext(M[EA(rm)], size)           ; the access may cross an alignment boundary
store:  M[EA(rm)] ← Rs[8×size-1:0]
```

Flags None written.

Exceptions Page and protection faults and bus errors as for any memory operand; **no alignment fault**.

The ordinary moves fault on a misaligned address (the alignment fault is the tag check of section 9.5); these are the explicit forms for data that is not aligned, in `MESC`.


Why it is here. Data alignment is architectural on this machine (9.2.11): an ordinary quad access to an address that is not a multiple of 8 aborts, and that abort doubles as the tag check for tagged pointers; a load form that ignores low pointer bits is rejected for that reason. Packed on-disk and network structures still need unaligned access, so `MESC` carries explicit unaligned forms rather than weakening the rule for every load. No further reason is recorded for these four.

Cf. 6.4, 6.8.

Status specified; **not yet implemented** in the reference executor.

MOVUB

MOVUB, opcode 001111, three parcels, sub-opcode 0000 (modes base, index, pcrel, dp, imm,



MOVUB, opcode 001111, two parcels, sub-opcode 0000 (modes base, index, pcrel, dp, imm, a




Mnemonic	Opcode	Sub-opcode
MOVUB	001111 (0x0F)	0000 (0x0)


Operation, flags and exceptions as for the entry MOVU above; 2 layout forms, each a chart of its own (above).

MOVUW

MOVUW, opcode 001111, three parcels, sub-opcode 0010 (modes base, index, pcrel, dp, imm



MOVUW, opcode 001111, two parcels, sub-opcode 0010 (modes base, index, pcrel, dp, imm, a





```
MOVUW, MOVUL, MOVUB likewise
```

Mnemonic	Opcode	Sub-opcode
MOVUW	001111 (0x0F)	0010 (0x2)

Operation, flags and exceptions as for the entry MOVU above; 2 layout forms, each a chart of its own (above).

MOVUL

MOVUL, opcode 001111, three parcels, sub-opcode 0100 (modes base, index, pcrel, dp, imm,



MOVUL, opcode 001111, two parcels, sub-opcode 0100 (modes base, index, pcrel, dp, imm, a




Mnemonic	Opcode	Sub-opcode
MOVUL	001111 (0x0F)	0100 (0x4)

Operation, flags and exceptions as for the entry MOVU above; 2 layout forms, each a chart of its own (above).

MOVUQ

MOVUQ, opcode 001111, three parcels, sub-opcode 0110 (modes base, index, pcrel, dp, imm



MOVUQ, opcode 001111, two parcels, sub-opcode 0110 (modes base, index, pcrel, dp, imm, a




```
MOVUQ rm, Rd
MOVUQ Rs, rm
```

Mnemonic	Opcode	Sub-opcode
MOVUQ	001111 (0x0F)	0110 (0x6)

Operation, flags and exceptions as for the entry MOVU above; 2 layout forms, each a chart of its own (above).

9.7 Integer arithmetic

Cf. section 6.2 for the divide-by-zero vector (DIV, DIVU, MOD, MODU).

9.7.1 ADD, SUB, CMP, MUL and MULH are two bytes with register operands; MULHU (high half of an unsigned product), DIV, DIVU, MOD and MODU are in the arithmetic escape. *(D)*

9.7.2 CMP is written `CMP Rd, rm`, register first, and computes `Rd - rm`. *(D)*

9.7.3 ADD sets C on a carry; SUB and CMP set C on a borrow, the PDP-11 sense, so BHIS and BCC mean "no borrow", unsigned greater or equal. *(D)*


9.7.4 ADC and SBC add and subtract the carry; INC, DEC, NEG, CLR and TST are single-operand forms that work on a register or memory. *(opcode group SOP)*

9.7.5 ABS, MIN, MAX, MINU and MAXU, and `SET cc, Rd` (write 1 if the condition holds, else 0), are in the arithmetic escape. *(D)*


Commentary. **Precedent.** ADD, SUB, CMP, BIT, BIS, BIC and the single-operand set are the PDP-11's, unchanged in name and meaning except for the order of CMP's operands. **Trade-offs.** The PDP-11 wrote `CMP a, b` to compute `a - b`; since the destination of an ALU operation here must be a register, a literal `src, dst` reading would force every comparison against an immediate or memory to be reversed, so the register comes first. Divide is in the escape group, at four bytes, because compilers turn division by a constant into MULH plus a shift, so a real divide is rare. **Improvements.** The high-half multiply that bignum code needs is present; a second unsigned multiply is the same instruction as the first and is not provided. **Benefits.** SET replaces a branch around a move for the very common "store the truth value of a comparison", and absolute value, minimum and maximum remove a compare-and-branch from small loops. **Modern comparables.** RISC-V has MULH, MULHU and MULHSU, and AArch64 SMULH and UMULH; x86 has a one-operand multiply that produces both halves; AArch64's conditional select and set instructions are the nearest to SET. **Use.** MULH and MULHU are for multi-precision arithmetic and for division by constants; ADC and SBC carry a multi-word add or subtract; MIN, MAX and ABS appear under a tenth of a percent of compiled code but each replaces a branch. **Impact.** *Kernel:* ADC and SBC carry multiword arithmetic for the kernel's 128-bit counters and for the bignum code in the base system. *Compiler:* MULH turns division by a constant into a multiply and a shift; SET materialises a comparison without a branch; CMP takes the register first, as the compiler orders its operands. *Hardware:* One adder on the carry chain; on an FPGA the multiplier is built from two to four multiplier blocks over four to eight cycles; the divide is a sequencer.

ADD: Add


ADD, opcode 010110, three parcels (modes base, postinc, predec) (6 bytes)




ADD, opcode 010110, three parcels (modes index) (6 bytes)




ADD, opcode 010110, three parcels (modes pcrel, imm, abs) (6 bytes)




ADD, opcode 010110, three parcels (modes dp) (6 bytes)




ADD, opcode 010110, two parcels (modes base, postinc, predec) (4 bytes)




ADD, opcode 010110, two parcels (modes index) (4 bytes)




ADD, opcode 010110, two parcels (modes pcrel, imm, abs) (4 bytes)



ADD, opcode 010110, two parcels (modes dp) (4 bytes)



ADD, opcode 010110, one parcel (2 bytes)




Mnemonics: `ADD`

Syntax

```
ADD rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
ADD	010110 (0x16)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← Rd + rm
```

Flags `N` and `Z` from the result, `V` set on signed overflow, `C` set on a carry out of bit 63.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

All ALU operations are 64 bits, with no size field. Page 2 has `ADD #imm, rd` with a 4-bit immediate and `ADD #(8*n), SP`.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

SUB: Subtract


SUB, opcode 010111, three parcels (modes base, postinc, predec) (6 bytes)




SUB, opcode 010111, three parcels (modes index) (6 bytes)




SUB, opcode 010111, three parcels (modes pcrel, imm, abs) (6 bytes)




SUB, opcode 010111, three parcels (modes dp) (6 bytes)



SUB, opcode 010111, two parcels (modes base, postinc, predec) (4 bytes)




SUB, opcode 010111, two parcels (modes index) (4 bytes)




SUB, opcode 010111, two parcels (modes pcrel, imm, abs) (4 bytes)



SUB, opcode 010111, two parcels (modes dp) (4 bytes)



SUB, opcode 010111, one parcel (2 bytes)




Mnemonics: `SUB`

Syntax

```
SUB rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
SUB	010111 (0x17)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← Rd - rm
```

Flags `N` and `Z` from the result, `V` set on signed overflow, `C` set on a **borrow** (the PDP-11 sense): `C` = 1 when the unsigned operand being subtracted is the larger.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

Page 2 has `SUB #(8*n), SP`.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

CMP: Compare


CMP, opcode 011010, three parcels (modes base, postinc, predec) (6 bytes)




CMP, opcode 011010, three parcels (modes index) (6 bytes)




CMP, opcode 011010, three parcels (modes pcrel, imm, abs) (6 bytes)




CMP, opcode 011010, three parcels (modes dp) (6 bytes)




CMP, opcode 011010, two parcels (modes base, postinc, predec) (4 bytes)




CMP, opcode 011010, two parcels (modes index) (4 bytes)




CMP, opcode 011010, two parcels (modes pcrel, imm, abs) (4 bytes)



CMP, opcode 011010, two parcels (modes dp) (4 bytes)



CMP, opcode 011010, one parcel (2 bytes)




Mnemonics: `CMP`

Syntax

```
CMP Rd, rm        ; register first
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
`CMP`	`011010 (0x1A)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
tmp ← Rd - rm        ; the result is discarded
```

Flags `N` and `Z` from the result, `V` set on signed overflow, `C` set on a **borrow** (the PDP-11 sense): `C` = 1 when the unsigned operand being subtracted is the larger.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

The operands are in the order register, then the other operand, the reverse of the PDP-11 `CMP src,dst`: `CMP Rd, rm` computes `Rd - rm`, so a compare of a register against an immediate or memory operand does not reverse its branch condition. After `CMP`, `BHIS`/`BCC` mean unsigned `>=` (no borrow) and `BLO`/`BCS` mean a borrow occurred.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MUL: Multiply, low 64 bits


MUL, opcode 011110, three parcels (modes base, postinc, predec) (6 bytes)




MUL, opcode 011110, three parcels (modes index) (6 bytes)




MUL, opcode 011110, three parcels (modes pcrel, imm, abs) (6 bytes)




MUL, opcode 011110, three parcels (modes dp) (6 bytes)




MUL, opcode 011110, two parcels (modes base, postinc, predec) (4 bytes)




MUL, opcode 011110, two parcels (modes index) (4 bytes)




MUL, opcode 011110, two parcels (modes pcrel, imm, abs) (4 bytes)



MUL, opcode 011110, two parcels (modes dp) (4 bytes)



MUL, opcode 011110, one parcel (2 bytes)




Mnemonics: `MUL` (aliases: `MULU`)

Syntax

```
MUL rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
`MUL`	`011110 (0x1E)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← (Rd × rm)[63:0]        ; sign-agnostic
```

Flags `N` and `Z` from the result, `V` set when the signed 128-bit product does not fit in 64 bits, `C` unchanged.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


The low 64 bits of a two's-complement product are the same whether the operands are read as signed or unsigned, so there is one low-half multiply. The mnemonic `MULU` is an alias of `MUL`. The high half is `MULH` (signed) and `MULHU` (unsigned).

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


`MULU` is an alias of `MUL`: the assembler writes it as that word.

MULH: Multiply, high 64 bits, signed


MULH, opcode 011111, three parcels (modes base, postinc, predec) (6 bytes)




MULH, opcode 011111, three parcels (modes index) (6 bytes)




MULH, opcode 011111, three parcels (modes pcrel, imm, abs) (6 bytes)




MULH, opcode 011111, three parcels (modes dp) (6 bytes)




MULH, opcode 011111, two parcels (modes base, postinc, predec) (4 bytes)




MULH, opcode 011111, two parcels (modes index) (4 bytes)




MULH, opcode 011111, two parcels (modes pcrel, imm, abs) (4 bytes)



MULH, opcode 011111, two parcels (modes dp) (4 bytes)



MULH, opcode 011111, one parcel (2 bytes)




Mnemonics: `MULH`

Syntax

```
MULH rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
`MULH`	`011111 (0x1F)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← (sext(Rd) × sext(rm))[127:64]
```

Flags `N` and `Z` from the result, `V` cleared, `C` unchanged.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

With `MULH`, division by a constant is a multiply by a reciprocal and a shift, which is what compilers emit.

Why it is here. The low 64 bits of a two's-complement product are identical signed or unsigned, so a second multiply (`MULU`) would duplicate `MUL`; what the architecture needs in that place is the *high* half of the product. Without it a 64 by 64 to 128-bit multiply, every bignum multiply, 128-bit fixed point and divide-by-a-constant by multiplying by the reciprocal are impossible. `MULH` is that instruction. It is also why a divide is rare in compiled code: compilers turn division by a constant into `MULH` and a shift.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


ADDM: ALU operation with a memory destination

Mnemonics: `ADDM`, `SUBM`, `BICM`, `BISM`

Syntax

```
ADDM Rs, rm
SUBM Rs, rm
BICM Rs, rm
BISM Rs, rm
```

Encoding



The chart is the layout `r20-mesc-1`, Memory escape (MESC), two parcels (`len = 01`): Addressing modes (`low`) that use this layout: `base` 0000, `index` 0001, `pcrel` 0010, `dp` 0011, `imm` 0100, `abs` 0101, `postinc` 0110, `predec` 0111. `low` of parcel 0 is an addressing mode; parcel 1 holds the sub-opcode, `rm` and the first 8 bits of the displacement.

Mnemonic	Opcode	Sub-opcode
`ADDM`	`001111 (0x0F)`	`1000 (0x8)`

Mnemonic	Opcode	Sub-opcode
SUBM	001111 (0x0F)	1001 (0x9)
BICM	001111 (0x0F)	1010 (0xA)
BISM	001111 (0x0F)	1011 (0xB)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-mesc-1, r20-mesc-2.

Operation

```
ADDM: M[EA] ← M[EA] + Rs
SUBM: M[EA] ← M[EA] - Rs
BICM: M[EA] ← M[EA] AND NOT Rs
BISM: M[EA] ← M[EA] OR Rs
```

Flags As for ADD, SUB, BIC and BIS.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause BUSFAULT). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires. Write permission is checked during the read access, so the write cannot fault after the read has succeeded.


Parcel 0's low nibble is a mode, as in the ordinary memory format, so these are MESC forms with a memory destination (len >= 01). INC, DEC, NEG, COM and CLR on a memory operand are in SOP.

Why it is here. These are the read-modify-write forms with a memory destination. An instruction with a memory destination is at least four bytes anyway, so they live in MESC at no cost; the opcode map follows one rule, that a top-level opcode is for an operation whose common case is register to register. They cover the case where the second operand is a register, for example BISM Rmask, flags(DP). The compiled corpus has 265 sites (1.6 KB), so they earn their place in the escape group but not in the opcode space.


Status specified; **not yet implemented** in the reference executor.

ADDM

ADDM, opcode 001111, three parcels, sub-opcode 1000 (modes base, index, pcrel, dp, imm, a



ADDM, opcode 001111, two parcels, sub-opcode 1000 (modes base, index, pcrel, dp, imm, ab





```
ADDM Rs, rm
```

Mnemonic	Opcode	Sub-opcode
ADDM	001111 (0x0F)	1000 (0x8)


Operation, flags and exceptions as for the entry ADDM above; 2 layout forms, each a chart of its own (above).

SUBM

SUBM, opcode 001111, three parcels, sub-opcode 1001 (modes base, index, pcrel, dp, imm, a



SUBM, opcode 001111, two parcels, sub-opcode 1001 (modes base, index, pcrel, dp, imm, ab





```
SUBM Rs, rm
```

Mnemonic	Opcode	Sub-opcode
SUBM	001111 (0x0F)	1001 (0x9)


Operation, flags and exceptions as for the entry ADDM above; 2 layout forms, each a chart of its own (above).

BICM

BICM, opcode 001111, three parcels, sub-opcode 1010 (modes base, index, pcrel, dp, imm, a



BICM, opcode 001111, two parcels, sub-opcode 1010 (modes base, index, pcrel, dp, imm, abs





```
BICM Rs, rm
```

Mnemonic	Opcode	Sub-opcode
BICM	001111 (0x0F)	1010 (0xA)

Operation, flags and exceptions as for the entry ADDM above; 2 layout forms, each a chart of its own (above).

BISM

BISM, opcode 001111, three parcels, sub-opcode 1011 (modes base, index, pcrel, dp, imm, a



BISM, opcode 001111, two parcels, sub-opcode 1011 (modes base, index, pcrel, dp, imm, abs





```
BISM Rs, rm
```

Mnemonic	Opcode	Sub-opcode
BISM	001111 (0x0F)	1011 (0xB)


Operation, flags and exceptions as for the entry ADDM above; 2 layout forms, each a chart of its own (above).

INC: Increment


INC, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




INC, opcode 010011, three parcels (modes index) (6 bytes)




INC, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




INC, opcode 010011, three parcels (modes dp) (6 bytes)




INC, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




INC, opcode 010011, two parcels (modes index) (4 bytes)




INC, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



INC, opcode 010011, two parcels (modes dp) (4 bytes)



INC, opcode 010011, one parcel (2 bytes)




Mnemonics: `INC`

Syntax

```
INC rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
INC	010011 (0x13)	0010 (0x2)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
rm ← rm + 1
```


Flags `N`, `Z` and `V` as for `ADD`; `C` **unchanged**.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

DEC: Decrement


DEC, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




DEC, opcode 010011, three parcels (modes index) (6 bytes)




DEC, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




DEC, opcode 010011, three parcels (modes dp) (6 bytes)




DEC, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




DEC, opcode 010011, two parcels (modes index) (4 bytes)




DEC, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



DEC, opcode 010011, two parcels (modes dp) (4 bytes)



DEC, opcode 010011, one parcel (2 bytes)




Mnemonics: `DEC`

Syntax

```
DEC rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
DEC	010011 (0x13)	0011 (0x3)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.


Operation

```
rm ← rm - 1
```


Flags `N`, `Z` and `V` as for `SUB`; `C` **unchanged**.
Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

NEG: Negate


NEG, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




NEG, opcode 010011, three parcels (modes index) (6 bytes)




NEG, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




NEG, opcode 010011, three parcels (modes dp) (6 bytes)



NEG, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




NEG, opcode 010011, two parcels (modes index) (4 bytes)




NEG, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



NEG, opcode 010011, two parcels (modes dp) (4 bytes)



NEG, opcode 010011, one parcel (2 bytes)




Mnemonics: `NEG`

Syntax

```
NEG rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`NEG`	`010011 (0x13)`	`0100 (0x4)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
rm ← 0 - rm
```


Flags `N` and `Z` from the result, `V` set on signed overflow, `C` set on a **borrow** (the PDP-11 sense): `C` = 1 when the unsigned operand being subtracted is the larger. (`C` = 1 unless the operand was 0.)

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

ADC: Add carry


ADC, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




ADC, opcode 010011, three parcels (modes index) (6 bytes)




ADC, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




ADC, opcode 010011, three parcels (modes dp) (6 bytes)




ADC, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




ADC, opcode 010011, two parcels (modes index) (4 bytes)




ADC, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



ADC, opcode 010011, two parcels (modes dp) (4 bytes)



ADC, opcode 010011, one parcel (2 bytes)



Mnemonics: `ADC`

Syntax

```
ADC rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
ADC	010011 (0x13)	0110 (0x6)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
rm ← rm + C
```

Flags `N` and `Z` from the result, `V` set on signed overflow, `C` set on a carry out of bit 63.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

With `ADD`, multi-word addition.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

SBC: Subtract carry


SBC, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




SBC, opcode 010011, three parcels (modes index) (6 bytes)




SBC, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




SBC, opcode 010011, three parcels (modes dp) (6 bytes)




SBC, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




SBC, opcode 010011, two parcels (modes index) (4 bytes)




SBC, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



SBC, opcode 010011, two parcels (modes dp) (4 bytes)



SBC, opcode 010011, one parcel (2 bytes)




Mnemonics: `SBC`

Syntax

```
SBC rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`SBC`	`010011 (0x13)`	`0111 (0x7)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
rm ← rm - C
```

Flags `N` and `Z` from the result, `V` set on signed overflow, `C` set on a **borrow** (the PDP-11 sense): `C` = 1 when the unsigned operand being subtracted is the larger.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


DIV: Divide and remainder, signed and unsigned

Mnemonics: `DIV`, `DIVU`, `MOD`, `MODU`

Syntax

```
DIV Ra, Rb, Rd
DIVU Ra, Rb, Rd
MOD Ra, Rb, Rd
MODU Ra, Rb, Rd
```

Encoding



The chart is the layout `r20-aesc-1`, Arithmetic (AESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
DIV	001110 (0x0E)	00000000 (0x00)
DIVU	001110 (0x0E)	00000001 (0x01)
MOD	001110 (0x0E)	00000010 (0x02)
MODU	001110 (0x0E)	00000011 (0x03)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-aesc-1`, `r20-aesc-2`.

Operation

```
if Rb = 0 then divide-by-zero abort
DIV : Rd ← Ra ÷ Rb  (signed, rounded toward zero; INT_MIN ÷ -1 = INT_MIN)
DIVU: Rd ← Ra ÷ Rb  (unsigned)
MOD : Rd ← Ra mod Rb (signed, the sign of Ra; any value mod -1 = 0)
MODU: Rd ← Ra mod Rb (unsigned)
```

Flags None written.

Exceptions Division by zero aborts with the divide-by-zero vector (cause `DIVZERO`). There is no overflow trap: `INT_MIN / -1` returns `INT_MIN`.


Division by a constant is a `MULH` and a shift, so a real divide is rare; this is why divide has no two-byte form.

Cf. 6.2 (the divide-by-zero vector).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

DIV

DIV, opcode 001110, three parcels, sub-opcode 00000000 (6 bytes)



DIV, opcode 001110, two parcels, sub-opcode 00000000 (4 bytes)





```
DIV Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
DIV	001110 (0x0E)	00000000 (0x00)


Operation, flags and exceptions as for the entry DIV above; 2 layout forms, each a chart of its own (above).

DIVU

DIVU, opcode 001110, three parcels, sub-opcode 00000001 (6 bytes)



DIVU, opcode 001110, two parcels, sub-opcode 00000001 (4 bytes)





```
DIVU Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
DIVU	001110 (0x0E)	00000001 (0x01)


Operation, flags and exceptions as for the entry DIV above; 2 layout forms, each a chart of its own (above).

MOD

MOD, opcode 001110, three parcels, sub-opcode 00000010 (6 bytes)



MOD, opcode 001110, two parcels, sub-opcode 00000010 (4 bytes)





```
MOD Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
MOD	001110 (0x0E)	00000010 (0x02)


Operation, flags and exceptions as for the entry DIV above; 2 layout forms, each a chart of its own (above).

MODU

MODU, opcode 001110, three parcels, sub-opcode 00000011 (6 bytes)



MODU, opcode 001110, two parcels, sub-opcode 00000011 (4 bytes)





```
MODU Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
MODU	001110 (0x0E)	00000011 (0x03)


Operation, flags and exceptions as for the entry DIV above; 2 layout forms, each a chart of its own (above).

MULHU: Multiply, high 64 bits, unsigned

MULHU, opcode 001110, three parcels, sub-opcode 00000100 (6 bytes)



MULHU, opcode 001110, two parcels, sub-opcode 00000100 (4 bytes)




Mnemonics: `MULHU`

Syntax

```
MULHU Ra, Rb, Rd
```

Encoding



The chart is the layout `r20-aesc-1`, Arithmetic (AESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
MULHU	001110 (0x0E)	00000100 (0x04)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-aesc-1`, `r20-aesc-2`.

Operation

```
Rd ← (Ra × Rb)[127:64]    ; unsigned
```

Flags None written.

Exceptions None.


MULHSU (signed by unsigned) is reserved and not committed.

Why it is here. The unsigned partner of MULH, for the same reason (the high half of the product). It is in AESC, where arithmetic belongs. MULHSU, signed times unsigned for a bignum's top limb, is reserved because it can be built from MULH with one correction.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

ABS: Absolute value

ABS, opcode 001110, three parcels, sub-opcode 00001000 (6 bytes)



ABS, opcode 001110, two parcels, sub-opcode 00001000 (4 bytes)




Mnemonics: `ABS`

Syntax

```
ABS Rs, Rd
```

Encoding



The chart is the layout `r20-aesc-1`, Arithmetic (AESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`ABS`	`001110 (0x0E)`	`00001000 (0x08)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-aesc-1`, `r20-aesc-2`.

Operation

```
Rd ← |Rs|
```

Flags `N` and `Z` from the result, `V` set if `Rs` is the most negative value (the result is then still negative), `C` unchanged.
Exceptions None.
Why it is here. Integer absolute value is the counterpart of `FABS`. Its cost is about 150 to 250 lookup tables, no new operation by the folding rule (integer against float and signed against unsigned are qualifiers), and the compiler's work of recognising

`x < 0 ? -x : x`, which is the real cost. The compiled corpus has 18 uses of `abs` and 5 of its unsigned form, under 0.1% of code, so the case is clarity and the idiom more than size.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


MINMAX: Minimum and maximum, signed and unsigned

Mnemonics: `MIN`, `MINU`, `MAX`, `MAXU`

Syntax

```
MIN Ra, Rb, Rd
MINU Ra, Rb, Rd
MAX Ra, Rb, Rd
MAXU Ra, Rb, Rd
```

Encoding



The chart is the layout `r20-aesc-1`, Arithmetic (AESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`MIN`	`001110 (0x0E)`	`00010000 (0x10)`
`MINU`	`001110 (0x0E)`	`00010001 (0x11)`
`MAX`	`001110 (0x0E)`	`00010010 (0x12)`
`MAXU`	`001110 (0x0E)`	`00010011 (0x13)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-aesc-1`, `r20-aesc-2`.

Operation

```
MIN : Rd ← smaller of Ra, Rb (signed)        MINU: unsigned
MAX : Rd ← larger of Ra, Rb (signed)         MAXU: unsigned
```

Flags `N` and `Z` from the result, `V` = 0, `C` unchanged.


Exceptions None.

Why it is here. The integer counterparts of `FMIN` and `FMAX`, provided with `ABS`. By the folding rule they add no operation, and the hardware reuses the subtract-and-compare that `CMP` already does plus a 64-bit select. The corpus has 171 uses of `MIN` and 52 of `MAX` across 95 files, under 0.1% of code in all. A general conditional select is the alternative; it is open (9.21) for want of a speed model.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MIN

MIN, opcode 001110, three parcels, sub-opcode 00010000 (6 bytes)



MIN, opcode 001110, two parcels, sub-opcode 00010000 (4 bytes)





```
MIN Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
MIN	001110 (0x0E)	00010000 (0x10)


Operation, flags and exceptions as for the entry MINMAX above; 2 layout forms, each a chart of its own (above).

MINU

MINU, opcode 001110, three parcels, sub-opcode 00010001 (6 bytes)



MINU, opcode 001110, two parcels, sub-opcode 00010001 (4 bytes)





```
MINU Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
MINU	001110 (0x0E)	00010001 (0x11)


Operation, flags and exceptions as for the entry MINMAX above; 2 layout forms, each a chart of its own (above).

MAX

MAX, opcode 001110, three parcels, sub-opcode 00010010 (6 bytes)



MAX, opcode 001110, two parcels, sub-opcode 00010010 (4 bytes)





```
MAX Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
MAX	001110 (0x0E)	00010010 (0x12)


Operation, flags and exceptions as for the entry MINMAX above; 2 layout forms, each a chart of its own (above).

MAXU

MAXU, opcode 001110, three parcels, sub-opcode 00010011 (6 bytes)



MAXU, opcode 001110, two parcels, sub-opcode 00010011 (4 bytes)





```
MAXU Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
MAXU	001110 (0x0E)	00010011 (0x13)


Operation, flags and exceptions as for the entry MINMAX above; 2 layout forms, each a chart of its own (above).

SET: Set a register from a condition

SET, opcode 001110, three parcels, sub-opcode 00100000 (6 bytes)



SET, opcode 001110, two parcels, sub-opcode 00100000 (4 bytes)




Mnemonics: SET

Syntax

```
SET cc, Rd        ; for example SET EQ, R1
```

Encoding



The chart is the layout `r20-aesc-1`, Arithmetic (AESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`SET`	`001110 (0x0E)`	`00100000 (0x20)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-aesc-1`, `r20-aesc-2`.

Operation

```
Rd ← 1 if condition cc holds on the current flags, else 0
```

Flags None written.

Exceptions None.

The condition is the `x` field of parcel 1, numbered as the low nibble of the branch opcodes (`al` 0, `ne` 1, `eq` 2, ... `los` 14).

Why it is here. The first instruction written with a condition word: one instruction, `SET cc, Rd`, rather than one opcode per condition, with the condition in a field numbered like the low nibble of the branch opcodes. It turns a comparison used as a value into 0 or 1 without a branch. gcc `-Os` for amd64 emits 673 `set<cc>` on the corpus, and `SET` would remove about six bytes per site, around 0.4% of code; the compiler's first pass turns such a comparison into branches before its second pass sees it, so the saving is not reached in compiled code.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

9.8 Logic, shifts and rotates

9.8.1 `AND`, `BIC` (bit clear), `BIS` (bit set, the or), `XOR` and `BIT` (test) are two-byte ALU operations; `COM` is one's complement. *(opcodes `011000 (0x18)`, `011001 (0x19)`, `011011 (0x1B)`, `011100 (0x1C)`, `011101 (0x1D)`)*

9.8.2 `SHL`, `SHR` and `SAR` shift by a count taken from `rm` (a register, an immediate, or memory); `ASL` and `ASR` are the by-one forms in two bytes. *(D)*

9.8.3 A shift count of 64 or more shifts the value entirely away; `C` receives the last bit that left. *(D)*

9.8.4 `ROR` rotates right by a register count and `RORI` by an immediate; `ROL Rd, Rs, #n` assembles to `RORI` with `64 - n`; `RORI32` rotates the low 32 bits and sign-extends. Rotates write no flags. *(D)*


9.8.5 `DSHR` is a double-width funnel shift. It writes no flags. *(D)*

Commentary. **Precedent.** The PDP-11 had `ASL`, `ASR`, `ROL` and `ROR` by one through the carry; x86's `SHRD` and ARM's `EXTR` are the funnel shifts. **Trade-offs.** One rotate direction is enough, so there is no by-one `ROL` in a two-byte slot; rotates are not through the carry because a carry chain is fragile when the carry flag is shared. **Improvements.** The shift count comes from `rm`, not from a fixed register like x86's `CL`, which costs a register shuffle in every hand-written loop. **Benefits.** Multi-precision shifting is `DSHR`, two instructions for any distance. **Modern comparables.** RISC-V and AArch64 have rotates by register and by immediate; x86 has `ROL`/`ROR` through the carry as well. **Use.** `RORI` and `RORI32` are for hashes and ciphers, which rotate by constants; `DSHR` shifts a bignum. **Impact.** *Kernel:* Bit tests and mask operations on the status and page-table words are single instructions. *Compiler:* The shift count may be any register, immediate or memory operand, so the compiler never has to


move a count into a fixed register; hashes and ciphers rotate by constants. *Hardware:* The barrel shifter (about 450 lookup tables) serves shifts and rotates, and writing no flag for rotates removes a result path.

BIC: Bit clear


BIC, opcode 011000, three parcels (modes base, postinc, predec) (6 bytes)




BIC, opcode 011000, three parcels (modes index) (6 bytes)




BIC, opcode 011000, three parcels (modes pcrel, imm, abs) (6 bytes)




BIC, opcode 011000, three parcels (modes dp) (6 bytes)




BIC, opcode 011000, two parcels (modes base, postinc, predec) (4 bytes)




BIC, opcode 011000, two parcels (modes index) (4 bytes)




BIC, opcode 011000, two parcels (modes pcrel, imm, abs) (4 bytes)



BIC, opcode 011000, two parcels (modes dp) (4 bytes)



BIC, opcode 011000, one parcel (2 bytes)




Mnemonics: `BIC`

Syntax

```
BIC rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
`BIC`	`011000 (0x18)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← Rd AND NOT rm
```

Flags `N` and `Z` from the result, `V` cleared, `C` unchanged.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

The assembler also accepts `BIC #imm, rm` as `AND #~imm, rm`.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

BIS: Bit set (inclusive or)


BIS, opcode 011001, three parcels (modes base, postinc, predec) (6 bytes)




BIS, opcode 011001, three parcels (modes index) (6 bytes)




BIS, opcode 011001, three parcels (modes pcrel, imm, abs) (6 bytes)




BIS, opcode 011001, three parcels (modes dp) (6 bytes)



BIS, opcode 011001, two parcels (modes base, postinc, predec) (4 bytes)




BIS, opcode 011001, two parcels (modes index) (4 bytes)




BIS, opcode 011001, two parcels (modes pcrel, imm, abs) (4 bytes)



BIS, opcode 011001, two parcels (modes dp) (4 bytes)



BIS, opcode 011001, one parcel (2 bytes)




Mnemonics: `BIS`

Syntax

```
BIS rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
`BIS`	`011001 (0x19)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← Rd OR rm
```


Flags `N` and `Z` from the result, `V` cleared, `C` unchanged.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

BIT: Bit test


BIT, opcode 011011, three parcels (modes base, postinc, predec) (6 bytes)




BIT, opcode 011011, three parcels (modes index) (6 bytes)




BIT, opcode 011011, three parcels (modes pcrel, imm, abs) (6 bytes)




BIT, opcode 011011, three parcels (modes dp) (6 bytes)




BIT, opcode 011011, two parcels (modes base, postinc, predec) (4 bytes)




BIT, opcode 011011, two parcels (modes index) (4 bytes)




BIT, opcode 011011, two parcels (modes pcrel, imm, abs) (4 bytes)



BIT, opcode 011011, two parcels (modes dp) (4 bytes)



BIT, opcode 011011, one parcel (2 bytes)




Mnemonics: `BIT`

Syntax

```
BIT rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
BIT	011011 (0x1B)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
tmp ← Rd AND rm         ; the result is discarded
```


Flags `N` and `Z` from the result, `V` cleared, `C` unchanged.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

XOR: Exclusive or


XOR, opcode 011100, three parcels (modes base, postinc, predec) (6 bytes)




XOR, opcode 011100, three parcels (modes index) (6 bytes)




XOR, opcode 011100, three parcels (modes pcrel, imm, abs) (6 bytes)




XOR, opcode 011100, three parcels (modes dp) (6 bytes)




XOR, opcode 011100, two parcels (modes base, postinc, predec) (4 bytes)




XOR, opcode 011100, two parcels (modes index) (4 bytes)




XOR, opcode 011100, two parcels (modes pcrel, imm, abs) (4 bytes)



XOR, opcode 011100, two parcels (modes dp) (4 bytes)



XOR, opcode 011100, one parcel (2 bytes)




Mnemonics: `XOR`

Syntax

```
XOR rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
XOR	011100 (0x1C)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← Rd XOR rm
```


Flags `N` and `Z` from the result, `V` cleared, `C` unchanged.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

AND: And


AND, opcode 011101, three parcels (modes base, postinc, predec) (6 bytes)




AND, opcode 011101, three parcels (modes index) (6 bytes)




AND, opcode 011101, three parcels (modes pcrel, imm, abs) (6 bytes)




AND, opcode 011101, three parcels (modes dp) (6 bytes)




AND, opcode 011101, two parcels (modes base, postinc, predec) (4 bytes)




AND, opcode 011101, two parcels (modes index) (4 bytes)




AND, opcode 011101, two parcels (modes pcrel, imm, abs) (4 bytes)



AND, opcode 011101, two parcels (modes dp) (4 bytes)



AND, opcode 011101, one parcel (2 bytes)




Mnemonics: `AND`

Syntax

```
AND rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
AND	011101 (0x1D)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
Rd ← Rd AND rm
```

Flags `N` and `Z` from the result, `V` cleared, `C` unchanged.
Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


SHIFT: Shift left, shift right logical, shift right arithmetic

Mnemonics: `SHL`, `SHR`, `SAR`

Syntax

```
SHL rm, Rd
SHR rm, Rd
SAR rm, Rd
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
n ← rm                                ; the count: a register, an immediate, or memory
SHL: Rd ← (n ≥ 64) ? 0 : Rd << n
SHR: Rd ← (n ≥ 64) ? 0 : Rd >>u n
SAR: Rd ← (n ≥ 64) ? (Rd < 0 ? -1 : 0) : Rd >>s n
```

Flags N and Z from the result, V cleared, C the last bit shifted out (bit 63 for SHL, bit 0 for SHR and SAR). **The same flags are written for every count**: a count of zero gives N and Z from the unchanged operand, V = 0 and C = 0.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause BUSFAULT). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

The count is read as an unsigned 64-bit value, so a count of 64 or more shifts the value entirely away. Page 2 has the three shifts by an immediate 0 to 15. ASL and ASR (in SOP) are the by-one forms in two bytes; rotates are in BESC.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

SHL


SHL, opcode 100000, three parcels (modes base, postinc, predec) (6 bytes)




SHL, opcode 100000, three parcels (modes index) (6 bytes)




SHL, opcode 100000, three parcels (modes pcrel, imm, abs) (6 bytes)




SHL, opcode 100000, three parcels (modes dp) (6 bytes)




SHL, opcode 100000, two parcels (modes base, postinc, predec) (4 bytes)




SHL, opcode 100000, two parcels (modes index) (4 bytes)




SHL, opcode 100000, two parcels (modes pcrel, imm, abs) (4 bytes)



SHL, opcode 100000, two parcels (modes dp) (4 bytes)



SHL, opcode 100000, one parcel (2 bytes)





```
SHL rm, Rd
```

Mnemonic	Opcode
SHL	100000 (0x20)


Operation, flags and exceptions as for the entry SHIFT above; 9 layout forms, each a chart of its own (above).

SHR


SHR, opcode 100001, three parcels (modes base, postinc, predec) (6 bytes)




SHR, opcode 100001, three parcels (modes index) (6 bytes)




SHR, opcode 100001, three parcels (modes pcrel, imm, abs) (6 bytes)




SHR, opcode 100001, three parcels (modes dp) (6 bytes)




SHR, opcode 100001, two parcels (modes base, postinc, predec) (4 bytes)




SHR, opcode 100001, two parcels (modes index) (4 bytes)




SHR, opcode 100001, two parcels (modes pcrel, imm, abs) (4 bytes)



SHR, opcode 100001, two parcels (modes dp) (4 bytes)



SHR, opcode 100001, one parcel (2 bytes)





```
SHR rm, Rd
```

Mnemonic	Opcode
SHR	100001 (0x21)


Operation, flags and exceptions as for the entry SHIFT above; 9 layout forms, each a chart of its own (above).

SAR


SAR, opcode 100010, three parcels (modes base, postinc, predec) (6 bytes)




SAR, opcode 100010, three parcels (modes index) (6 bytes)




SAR, opcode 100010, three parcels (modes pcrel, imm, abs) (6 bytes)




SAR, opcode 100010, three parcels (modes dp) (6 bytes)




SAR, opcode 100010, two parcels (modes base, postinc, predec) (4 bytes)




SAR, opcode 100010, two parcels (modes index) (4 bytes)




SAR, opcode 100010, two parcels (modes pcrel, imm, abs) (4 bytes)



SAR, opcode 100010, two parcels (modes dp) (4 bytes)



SAR, opcode 100010, one parcel (2 bytes)





```
SAR rm, Rd
```

Mnemonic	Opcode
SAR	100010 (0x22)


Operation, flags and exceptions as for the entry SHIFT above; 9 layout forms, each a chart of its own (above).

CLR: Clear


CLR, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




CLR, opcode 010011, three parcels (modes index) (6 bytes)




CLR, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




CLR, opcode 010011, three parcels (modes dp) (6 bytes)




CLR, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




CLR, opcode 010011, two parcels (modes index) (4 bytes)




CLR, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



CLR, opcode 010011, two parcels (modes dp) (4 bytes)



CLR, opcode 010011, one parcel (2 bytes)




Mnemonics: `CLR`

Syntax

```
CLR rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`CLR`	`010011 (0x13)`	`0000 (0x0)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
rm ← 0
```


Flags `N` = 0, `Z` = 1, `V` = 0, `C` = 0.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

COM: Complement


COM, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




COM, opcode 010011, three parcels (modes index) (6 bytes)




COM, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




COM, opcode 010011, three parcels (modes dp) (6 bytes)




COM, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




COM, opcode 010011, two parcels (modes index) (4 bytes)




COM, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



COM, opcode 010011, two parcels (modes dp) (4 bytes)



COM, opcode 010011, one parcel (2 bytes)



Mnemonics: `COM`

Syntax

```
COM rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
COM	010011 (0x13)	0001 (0x1)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
rm ← NOT rm
```

Flags `N` and `Z` from the result, `V` = 0, `C` = 1 (the PDP-11 rule).


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

A two-byte instruction for a register operand.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

TST: Test


TST, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




TST, opcode 010011, three parcels (modes index) (6 bytes)




TST, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




TST, opcode 010011, three parcels (modes dp) (6 bytes)




TST, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




TST, opcode 010011, two parcels (modes index) (4 bytes)




TST, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



TST, opcode 010011, two parcels (modes dp) (4 bytes)



TST, opcode 010011, one parcel (2 bytes)




Mnemonics: `TST`

Syntax

```
TST rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`TST`	`010011 (0x13)`	`0101 (0x5)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
set flags from rm; nothing is written
```


Flags `N` and `Z` from the operand, `V` = 0, `C` = 0.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

ASL: Arithmetic shift left by one


ASL, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




ASL, opcode 010011, three parcels (modes index) (6 bytes)




ASL, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




ASL, opcode 010011, three parcels (modes dp) (6 bytes)




ASL, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




ASL, opcode 010011, two parcels (modes index) (4 bytes)




ASL, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



ASL, opcode 010011, two parcels (modes dp) (4 bytes)



ASL, opcode 010011, one parcel (2 bytes)




Mnemonics: `ASL`

Syntax

```
ASL rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
ASL	010011 (0x13)	1000 (0x8)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
C ← rm[63] ; rm ← rm << 1
```

Flags `N` and `Z` from the result, `C` the bit shifted out of bit 63, `V` = `N` xor `C` (set if the sign changed: the PDP-11 rule).


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

The by-one form of `SHL` in two bytes.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

ASR: Arithmetic shift right by one


ASR, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




ASR, opcode 010011, three parcels (modes index) (6 bytes)




ASR, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




ASR, opcode 010011, three parcels (modes dp) (6 bytes)



ASR, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




ASR, opcode 010011, two parcels (modes index) (4 bytes)




ASR, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



ASR, opcode 010011, two parcels (modes dp) (4 bytes)



ASR, opcode 010011, one parcel (2 bytes)




Mnemonics: `ASR`

Syntax

```
ASR rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`ASR`	`010011 (0x13)`	`1001 (0x9)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
C ← rm[0] ; rm ← rm >>s 1
```

Flags `N` and `Z` from the result, `C` the bit shifted out of bit 0, `V` = 0.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

The by-one form of `SAR` in two bytes.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

9.9 Bits, bytes and text

9.9.1 The bit-and-field escape provides `CLZ`, `CTZ`, `CLO`, `CTO` (count leading and trailing zeros and ones), `POPCNT`, `BSWAP`, `BSWAPW`, `BSWAPL` and `BITREV`. *(opcode `001100 (0x0C)`)*

9.9.2 `EXTB` and `EXTZB` extract a bitfield at a position and width, sign- or zero-extended, and `INSB` inserts one; the position and width are in the third parcel, so these are six bytes. *(D)*

9.9.3 `XNORPOP` computes the population count of the exclusive-nor of two registers. *(D)*

9.9.4 `CLMULL` and `CLMULH` are the low and high halves of a carry-less multiply; no polynomial is built into the architecture. *(D)*

9.9.5 `UTF8LEN`, `UTF8DEC` and `UTF8ENC` find the length of, decode and encode a UTF-8 sequence, and reject overlong forms, surrogates, out-of-range values and bad continuation bytes. *(D)*

Commentary. **Precedent.** The PDP-11 had `SWAB`; the VAX had bit-field instructions and a table-driven `CRC`; x86 added `POPCNT`, `LZCNT` and `PCLMULQDQ` late, and committed `CRC32` to one polynomial. **Trade-offs.** A bit unit is one shared structure: `POPCNT`, `XNORPOP` and a garbage collector's mark-bitmap scan all want the same 64-input adder tree, and `CLZ` and its relatives want a priority encoder over the same operand. **Improvements.** A carry-less multiply stands in for a `CRC` instruction: no polynomial is baked in, and the same instruction serves CRC, the Galois-counter-mode authentication used in TLS, and hashing. Every UTF-8 security hole of the past is three comparators, which an instruction cannot omit and software often does. **Benefits.** The bit unit and the UTF-8 decoder together cost less than 5% of the die. **Modern comparables.** RISC-V's bit-manipulation and carry-less-multiply extensions, AArch64's `CLZ`, `RBIT`, `REV` and `PMULL`, and x86's `PCLMULQDQ`. **Use.** `POPCNT` for bitsets and Hamming distance; `XNORPOP` for binary-weight neural networks and bitset intersection; `CLMUL` for CRC, GCM and fingerprinting; `UTF8*` for text validation in parsers and kernels. **Impact.** *Kernel:* `CTZ` and `CLZ` find the first set bit in a run-queue or free-page bitmap; `POPCNT` counts bits in bitmaps; `BSWAP` converts network byte order. *Compiler:* The compiler maps `__builtin_clz`, `__builtin_popcount` and `__builtin_bswap` directly, and a carry-less multiply is the primitive for CRC and hashing code. *Hardware:* One bit unit holds a shared 64-input adder tree and a priority encoder, and the UTF-8 comparators are about 300 lookup tables.


COUNT: Count leading and trailing zeros and ones

Mnemonics: `CLZ`, `CTZ`, `CLO`, `CTO`

Syntax

```
CLZ Rs, Rd
CTZ Rs, Rd
CLO Rs, Rd
CTO Rs, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`CLZ`	`001100 (0x0C)`	`00000000 (0x00)`
`CTZ`	`001100 (0x0C)`	`00000001 (0x01)`
`CLO`	`001100 (0x0C)`	`00000010 (0x02)`
`CTO`	`001100 (0x0C)`	`00000011 (0x03)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.

Operation

```
CLZ: Rd ← number of leading zero bits of Rs        (64 if Rs = 0)
CTZ: Rd ← number of trailing zero bits of Rs       (64 if Rs = 0)
CLO: Rd ← number of leading one bits of Rs         (64 if Rs = all ones)
CTO: Rd ← number of trailing one bits of Rs        (64 if Rs = all ones)
```

Flags None written.

Exceptions None.


`CTZ` is the VAX `FFS`. Bit manipulation is core on a machine that does filesystem and bignum work, not an extension.

Why it is here. BESC is the bit-manipulation group: bit manipulation is not an extension on a machine that does filesystem work, bignum arithmetic and the like. The counts are the VAX FFS and FFC idiom (find first set, find first clear). LoongArch is the model for putting them in the base: it has CLO, CLZ, CTO, CTZ there, which is the decisive argument for giving BESC a top-level opcode. The compiler emits none of them, since C has no operator for them; the corpus shows zero uses.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

CLZ

CLZ, opcode 001100, three parcels, sub-opcode 00000000 (6 bytes)



CLZ, opcode 001100, two parcels, sub-opcode 00000000 (4 bytes)





```
CLZ Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
CLZ	001100 (0x0C)	00000000 (0x00)


Operation, flags and exceptions as for the entry COUNT above; 2 layout forms, each a chart of its own (above).

CTZ

CTZ, opcode 001100, three parcels, sub-opcode 00000001 (6 bytes)



CTZ, opcode 001100, two parcels, sub-opcode 00000001 (4 bytes)





```
CTZ Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
CTZ	001100 (0x0C)	00000001 (0x01)


Operation, flags and exceptions as for the entry COUNT above; 2 layout forms, each a chart of its own (above).

CLO

CLO, opcode 001100, three parcels, sub-opcode 00000010 (6 bytes)



CLO, opcode 001100, two parcels, sub-opcode 00000010 (4 bytes)





```
CLO Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
CLO	001100 (0x0C)	00000010 (0x02)


Operation, flags and exceptions as for the entry COUNT above; 2 layout forms, each a chart of its own (above).

CTO

CTO, opcode 001100, three parcels, sub-opcode 00000011 (6 bytes)



CTO, opcode 001100, two parcels, sub-opcode 00000011 (4 bytes)





```
CTO Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
CTO	001100 (0x0C)	00000011 (0x03)


Operation, flags and exceptions as for the entry COUNT above; 2 layout forms, each a chart of its own (above).

POPCNT: Population count

POPCNT, opcode 001100, three parcels, sub-opcode 00000100 (6 bytes)



POPCNT, opcode 001100, two parcels, sub-opcode 00000100 (4 bytes)




Mnemonics: `POPCNT`

Syntax

```
POPCNT Rs, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
POPCNT	001100 (0x0C)	00000100 (0x04)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.

Operation

```
Rd ← number of one bits in Rs
```

Flags None written.
Exceptions None.
Why it is here. One of the counts of `BESC`; it is also the building block of `XNORPOP`. A compiler needs `__builtin_popcount` to emit it, so the corpus shows no use (see `COUNT`).
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


BSWAP: Byte swap

Mnemonics: `BSWAP`, `BSWAPW`, `BSWAPL`

Syntax

```
BSWAP Rs, Rd
BSWAPW Rs, Rd
BSWAPL Rs, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`BSWAP`	`001100 (0x0C)`	`00000101 (0x05)`
`BSWAPW`	`001100 (0x0C)`	`00000110 (0x06)`
`BSWAPL`	`001100 (0x0C)`	`00000111 (0x07)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.

Operation

```
BSWAP : Rd ← Rs with all 8 bytes reversed
BSWAPW: Rd ← Rs with the bytes of each 16-bit word reversed
BSWAPL: Rd ← Rs with the bytes of each 32-bit long reversed
```

Flags None written.

Exceptions None.


The generalisation of the PDP-11 `SWAB` to 64 bits.

Why it is here. The PDP-11 `SWAB` swapped the bytes of a word; `BSWAP` generalises it to 64 bits, with word and long variants. `SWAB` is therefore subsumed, not lost (9.18).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

BSWAP

BSWAP, opcode 001100, three parcels, sub-opcode 00000101 (6 bytes)



BSWAP, opcode 001100, two parcels, sub-opcode 00000101 (4 bytes)





```
BSWAP Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
BSWAP	001100 (0x0C)	00000101 (0x05)


Operation, flags and exceptions as for the entry BSWAP above; 2 layout forms, each a chart of its own (above).

BSWAPW

BSWAPW, opcode 001100, three parcels, sub-opcode 00000110 (6 bytes)



BSWAPW, opcode 001100, two parcels, sub-opcode 00000110 (4 bytes)





```
BSWAPW Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
BSWAPW	001100 (0x0C)	00000110 (0x06)


Operation, flags and exceptions as for the entry BSWAP above; 2 layout forms, each a chart of its own (above).

BSWAPL

BSWAPL, opcode 001100, three parcels, sub-opcode 00000111 (6 bytes)



BSWAPL, opcode 001100, two parcels, sub-opcode 00000111 (4 bytes)





```
BSWAPL Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
BSWAPL	001100 (0x0C)	00000111 (0x07)


Operation, flags and exceptions as for the entry BSWAP above; 2 layout forms, each a chart of its own (above).

BITREV: Reverse the bits

BITREV, opcode 001100, three parcels, sub-opcode 00001000 (6 bytes)



BITREV, opcode 001100, two parcels, sub-opcode 00001000 (4 bytes)




Mnemonics: `BITREV`

Syntax

```
BITREV Rs, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`BITREV`	`001100 (0x0C)`	`00001000 (0x08)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.


Operation

```
Rd ← Rs with bit i moved to bit 63-i
```


Flags None written.
Exceptions None.
Why it is here. Part of the `BESC` group, borrowed with the other LoongArch bit operations (`REVB`, `REVH`, `BITREV`). No workload from the corpus is recorded.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

ROR: Rotate right by a register count

ROR, opcode 001100, three parcels, sub-opcode 00010000 (6 bytes)



ROR, opcode 001100, two parcels, sub-opcode 00010000 (4 bytes)




Mnemonics: `ROR`

Syntax

```
ROR Ra, Rb, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`ROR`	`001100 (0x0C)`	`00010000 (0x10)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.

Operation

```
Rd ← Ra rotated right by (Rb mod 64)
```


Flags None written (rotates write no flags).
Exceptions None.
There is no rotate left instruction: `ROL rs, #n, rd` is an assembler spelling of `RORI rs, #(64-n), rd`. No rotate is through carry; multi-word shifting uses `DSHR`.

Why it is here. One rotate direction suffices and `ROR` is the one to keep: `ROL x, #n` is exactly `ROR x, #(64-n)`, and a funnel shifter yields `ROR` directly. No rotate is through carry (see `DSHR`). `ROR` is in `BESC`, not the ALU group: cryptographic code rotates by compile-time constants, so a four-byte immediate form is needed either way, and the register-count form has almost no users. Rotates write no flags.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

RORI: Rotate right by an immediate

RORI, opcode 001100, three parcels, sub-opcode 00010001 (6 bytes)



RORI, opcode 001100, two parcels, sub-opcode 00010001 (4 bytes)




Mnemonics: `RORI` (aliases: `ROL`)

Syntax

```
RORI Rs, #n, Rd
ROL Rs, #n, Rd        ; assembles to RORI Rs, #(64-n), Rd
```

Encoding



The chart is the layout `r20-besc-1-2`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`RORI`	`001100 (0x0C)`	`00010001 (0x11)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1-2`, `r20-besc-2-2`.

Operation

```
Rd ← Rs rotated right by (n mod 64)
```

Flags None written.

Exceptions None.

Four bytes: the count is in the low byte of parcel 1.


Why it is here. It has its own mnemonic because an immediate count and a register count are different encodings. `ROL Rs, #n, Rd` is accepted by the assembler as `RORI Rs, #(64-n), Rd`: the complement costs nothing at assembly time, so there is no reason to make programmers do it, and a register-count `ROL` is rejected so that one mnemonic stays one instruction.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


`ROL` is an alias of `RORI`: the assembler writes it as that word.

RORI32: Rotate right by an immediate, 32 bits

RORI32, opcode 001100, three parcels, sub-opcode 00010010 (6 bytes)



RORI32, opcode 001100, two parcels, sub-opcode 00010010 (4 bytes)




Mnemonics: `RORI32`

Syntax

```
RORI32 Rs, #n, Rd
```

Encoding



The chart is the layout `r20-besc-1-2`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
RORI32	001100 (0x0C)	00010010 (0x12)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-besc-1-2, r20-besc-2-2.

Operation

```
Rd ← sext32(ror32(Rs[31:0], n mod 32))
```

Flags None written.

Exceptions None.


The 32-bit rotate with the result sign-extended like every 32-bit result; the primitive of most hash functions and ciphers.

Why it is here. A 32-bit rotate by a constant, the shape of crypto and hash inner loops, estimated together with CBCC at 22 KB (1.3%) of the compiled image. The result is sign-extended like the rest of the 32-bit operations, so that no instruction is needed after it. It removes 44 MOVL instructions in the corpus (the demand analysis already removes nearly all of them).


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

DSHR: Double-width funnel shift right

DSHR, opcode 001100, three parcels, sub-opcode 00100000 (6 bytes)



DSHR, opcode 001100, two parcels, sub-opcode 00100000 (4 bytes)




Mnemonics: DSHR

Syntax

```
DSHR Ra, Rb, #n, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
DSHR	001100 (0x0C)	00100000 (0x20)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2-3`.

Operation

```
t ← Ra:Rb                    ; 128 bits, Ra the high half
Rd ← (t >> n)[63:0]          ; n = 0..63
```

Flags None written.

Exceptions None.

x86 SHRD, ARM EXTR. Six bytes (the count is in parcel 2). A 128-bit left shift by k is `DSHR hi, hi, lo, #(64-k)` then `SHL #k, lo`.

Why it is here. A double-width funnel shift (x86 SHRD, ARM EXTR), the right primitive for multi-word shifting. Two instructions shift a 128-bit value by any distance, where rotate-through-carry takes one bit per instruction, and that is why no rotate is through carry. It also subsumes ROR when both sources are the same register. It leaves every flag alone.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


EXTB: Extract a bit field

Mnemonics: EXTB, EXTZB

Syntax

```
EXTB Rs, #pos, #width, Rd        ; sign-extended
EXTZB Rs, #pos, #width, Rd       ; zero-extended
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
EXTB	001100 (0x0C)	00100001 (0x21)
EXTZB	001100 (0x0C)	00100010 (0x22)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2-3`.

Operation

```
Rd ← ext((Rs >> pos)[width-1:0])          ; sext for EXTB, zext for EXTZB; width 0 or > 64 means 64
```

Flags None written.

Exceptions None.


Six bytes (position and width are in parcel 2), so these exist at `len = 10` only.

Why it is here. Bit-field extract and insert are the VAX EXTV, EXTZV and INSV idiom. The compiler does not use them: the shift-pair extraction pattern occurs 151 times in 26 files of the corpus, about 600 bytes at best (0.03%), and there are four true bit-field extracts in all. They are for hand-written protocol and bit-stream code.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

EXTB

EXTB, opcode 001100, three parcels, sub-opcode 00100001 (6 bytes)



EXTB, opcode 001100, two parcels, sub-opcode 00100001 (4 bytes)





```
EXTB Rs, #pos, #width, Rd
```

Mnemonic	Opcode	Sub-opcode
EXTB	001100 (0x0C)	00100001 (0x21)


Operation, flags and exceptions as for the entry EXTB above; 2 layout forms, each a chart of its own (above).

EXTZB

EXTZB, opcode 001100, three parcels, sub-opcode 00100010 (6 bytes)



EXTZB, opcode 001100, two parcels, sub-opcode 00100010 (4 bytes)





```
EXTZB Rs, #pos, #width, Rd
```

Mnemonic	Opcode	Sub-opcode
EXTZB	001100 (0x0C)	00100010 (0x22)


Operation, flags and exceptions as for the entry EXTB above; 2 layout forms, each a chart of its own (above).

INSB: Insert a bit field

INSB, opcode 001100, three parcels, sub-opcode 00100011 (6 bytes)



INSB, opcode 001100, two parcels, sub-opcode 00100011 (4 bytes)




Mnemonics: `INSB`

Syntax

```
INSB Rs, #pos, #width, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
INSB	001100 (0x0C)	00100011 (0x23)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2-3`.

Operation

```
mask ← ((1 << width) - 1) << pos
Rd ← (Rd AND NOT mask) OR ((Rs << pos) AND mask)
```

Flags None written.


Exceptions None.


Six bytes. `Rd` is both source and destination.

Why it is here. The VAX INSV idiom, with EXTB. No use in the compiled corpus is recorded.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

XNORPOP: Population count of the equality of two words






Mnemonics: `XNORPOP`

Syntax

```
XNORPOP Ra, Rb, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`XNORPOP`	`001100 (0x0C)`	`00110000 (0x30)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.

Operation

```
Rd ← popcount(NOT (Ra XOR Rb))
```

Flags None written.
Exceptions None.
For binary-activation networks, Hamming distance and bitset intersection cardinality. It does **not** serve sub-1-bit language models (section 8.3).

Why it is here. It serves binary-activation networks, Hamming distance, bitset intersection counts and counting a collector's mark bitmap. It does not serve sub-1-bit language models: their activations (in the LittleBit work) are FP16 and the inner loop is a conditional add, not a popcount. The sub-1-bit kernel is bandwidth-bound and belongs to a bus-mastering accelerator, not an opcode (chapter 8).

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


CLMUL: Carry-less multiply

Mnemonics: `CLMULL`, `CLMULH`

Syntax

```
CLMULL Ra, Rb, Rd
CLMULH Ra, Rb, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`CLMULL`	`001100 (0x0C)`	`00110001 (0x31)`
`CLMULH`	`001100 (0x0C)`	`00110010 (0x32)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.

Operation

```
p ← carry-less (polynomial over GF(2)) product of Ra and Rb      ; 128 bits
CLMULL: Rd ← p[63:0]
CLMULH: Rd ← p[127:64]
```

Flags None written.

Exceptions None.


The primitive under every CRC (with a Barrett reduction), GF(2^k) arithmetic and GCM; no polynomial is committed to the architecture.

Why it is here. Carry-less multiply is the primitive beneath every CRC polynomial (a CRC is a carry-less multiply plus a Barrett reduction), GF(2^k) erasure codes and AES-GCM. It is chosen over a `CRC` instruction because x86 and ARM each committed a polynomial to the architecture; there are no `CRC32` or `CRC32C` words.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

CLMULL

CLMULL, opcode 001100, three parcels, sub-opcode 00110001 (6 bytes)



CLMULL, opcode 001100, two parcels, sub-opcode 00110001 (4 bytes)





```
CLMULL Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
CLMULL	001100 (0x0C)	00110001 (0x31)


Operation, flags and exceptions as for the entry CLMUL above; 2 layout forms, each a chart of its own (above).

CLMULH

CLMULH, opcode 001100, three parcels, sub-opcode 00110010 (6 bytes)



CLMULH, opcode 001100, two parcels, sub-opcode 00110010 (4 bytes)





```
CLMULH Ra, Rb, Rd
```

Mnemonic	Opcode	Sub-opcode
CLMULH	001100 (0x0C)	00110010 (0x32)


Operation, flags and exceptions as for the entry CLMUL above; 2 layout forms, each a chart of its own (above).

UTF8LEN: Length of a UTF-8 sequence from its leading byte

UTF8LEN, opcode 001100, three parcels, sub-opcode 01000000 (6 bytes)



UTF8LEN, opcode 001100, two parcels, sub-opcode 01000000 (4 bytes)




Mnemonics: `UTF8LEN`

Syntax

```
UTF8LEN Rs, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
UTF8LEN	001100 (0x0C)	01000000 (0x40)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.

Operation

```
Rd ← length (1 to 4) implied by the leading byte Rs[7:0]; 0 if it cannot begin a valid sequence
```


Flags None written.


Exceptions None.

Why it is here. Most of what UTF-8 needs is general bit manipulation, but the validity rules are where the bugs are, so the group has three instructions. `UTF8LEN` is the one that is nearly free: `CLO` on the leading byte, mapped to 1, 2, 3 or 4.

Status specified; **not yet implemented** in the reference executor.

UTF8DEC: Decode a UTF-8 sequence






Mnemonics: `UTF8DEC`

Syntax

```
UTF8DEC Rs, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
`UTF8DEC`	`001100 (0x0C)`	`01000001 (0x41)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-besc-1`, `r20-besc-2`.

Operation

```
Rs holds up to 4 bytes, leading byte in bits 7..0
Rd ← the scalar value
V  ← 1 if the sequence is not a valid encoding
```

Flags v set for a bad continuation byte, an overlong form, a surrogate (U+D800 to U+DFFF), a value above U+10FFFF, or a leading byte of `11000000 (0xC0)`, `11000001 (0xC1)` or `11110101 (0xF5)` to `11111111 (0xFF)`; the length consumed is reported in a scratch field of the status word (details in the instruction-set text, section 4.6.1).


Exceptions None.

Why it is here. Not for speed but for correctness: overlong forms, surrogates, values above U+10FFFF and the bytes that can never begin a sequence are each a historical security hole, each is three comparators in hardware, and software implementations get them wrong or omit them for speed (about 300 lookup tables).


Status specified; **not yet implemented** in the reference executor.

UTF8ENC: Encode a Unicode scalar value

UTF8ENC, opcode 001100, three parcels, sub-opcode 01000010 (6 bytes)



UTF8ENC, opcode 001100, two parcels, sub-opcode 01000010 (4 bytes)




Mnemonics: `UTF8ENC`

Syntax

```
UTF8ENC Rs, Rd
```

Encoding



The chart is the layout `r20-besc-1`, Bits and fields (BESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
UTF8ENC	001100 (0x0C)	01000010 (0x42)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-besc-1, r20-besc-2.

Operation

```
Rd ← the UTF-8 bytes of the scalar value Rs, leading byte in bits 7..0
V  ← 1 if Rs is not a Unicode scalar value
```

Flags V set if Rs is not a Unicode scalar value (a surrogate or above U+10FFFF).

Exceptions None.

Why it is here. The encoding half of the UTF-8 pair; it refuses surrogates and values above U+10FFFF so that an encoder cannot produce what a decoder must reject.

Status specified; **not yet implemented** in the reference executor.

9.10 Branches and control flow

Cf. section 6.7 for TRAP, RTI and RTT, and section 6.2 for how a trap enters the kernel; section 9.16 for CALLI and JMPI in position-independent code.

9.10.1 There is an unconditional branch BR and fourteen conditional branches, two bytes with an 8-bit displacement, four with 16 bits, six with 32 bits, counting two-byte parcels from the first parcel of the branch: ±256 bytes, ±64 KB, ±4 GB. *(opcodes 110000 (0x30)-111110 (0x3E))*

9.10.2 The conditions are ne, eq, pl, mi, vc, vs, cc/hs, cs/lo, ge, lt, gt, le, hi and los.

9.10.3 SOB Rn, dst subtracts one from Rn and branches if the result is nonzero, forward or backward. *(opcode 111111 (0x3F))*

9.10.4 CBCC compares a register with a 5-bit immediate and branches (four bytes, ±1024 parcels); CBW takes a 16-bit immediate and a 16-bit displacement (six bytes); CBRR compares two registers and branches. None writes the flags. *(D)*

9.10.5 JMP and CALL take any address mode; RET returns; JMPI and CALLI jump and call through a pointer in memory; JTAG dispatches on the tag in the low three bits of a register; BTAG and BNTAG branch on a tag. *(D)*

9.10.6 A call pushes the return address on the stack; there is no link register. *(D)*

Commentary. **Precedent.** The complete PDP-11 branch set, which the long-branch problem of the PDP-11 (±256 bytes) made awkward, here reaches ±4 GB with no long-branch opcode and no trampoline, because the displacement widens with the length. SOB was the PDP-11's, which could only branch backward. **Trade-offs.** A compare-and-branch that writes no flags cannot feed a second branch that reads them, so a three-way compare is compare-then-branch; the compiler fuses only where the flags are dead afterwards, which costs about 0.4% in code size. **Improvements.** The tag branches serve a Lisp or other tagged runtime in one instruction. **Benefits.** Branch relaxation in the assembler is choosing a length. **Modern comparables.** RISC-V and MIPS are compare-and-branch machines with no flags; AArch64 has CBZ and TBZ; x86 uses flags like the pdp64's branches. **Use.** JMPI and CALLI are the shared-library call and the virtual call; JTAG is the dispatch of a dynamic-language interpreter. **Impact.** *Kernel:* JMPI, CALLI and JTAG are the shared-library call, the virtual call and the dispatch of an interpreter; SOB and CBCC are the loops of the kernel's inner routines. *Compiler:* Branch relaxation is choosing a length; fusing a compare and a branch is legal only where the flags are dead afterwards, so the compiler needs a flag-liveness analysis. *Hardware:* The next-PC mux takes the load-return path for the indirect forms; the compare-and-branch compare runs in the branch unit beside the ALU; displacements count parcels, so no shifter is needed.


BCC: Branch on condition

Mnemonics: BR, BNE, BEQ, BPL, BMI, BVC, BVS, BCC, BCS, BGE, BLT, BGT, BLE, BHI, BLOS (aliases: BHIS, BLO)

Syntax

```
BR target
BNE target
BEQ target ... and the rest
```

Encoding



The chart is the layout `r20-br-0`, Conditional branches, one parcel (`len = 00`): The displacement is signed and counts 2-byte parcels from the first parcel of the instruction.

Mnemonic	Opcode
BR	110000 (0x30)
BNE	110001 (0x31)
BEQ	110010 (0x32)
BPL	110011 (0x33)
BMI	110100 (0x34)
BVC	110101 (0x35)
BVS	110110 (0x36)
BCC	110111 (0x37)
BCS	111000 (0x38)
BGE	111001 (0x39)
BLT	111010 (0x3A)
BGT	111011 (0x3B)
BLE	111100 (0x3C)
BHI	111101 (0x3D)
BLOS	111110 (0x3E)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-br-0`, `r20-br-1`, `r20-br-2`.

Operation

```
if cond(c) then PC ← address of this instruction + 2 × disp
```

Flags None written.

Exceptions None; a branch to an unmapped or non-executable address faults on the fetch of the target.


Condition numbers: `al` 0 (`BR`), `ne` 1, `eq` 2, `pl` 3, `mi` 4, `vc` 5, `vs` 6, `cc`/`hs` 7, `cs`/`lo` 8, `ge` 9, `lt` 10, `gt` 11, `le` 12, `hi` 13, `los` 14. Conditions on the flags: `ne` `!Z`; `eq` `Z`; `pl` `!N`; `mi` `N`; `vc` `!V`; `vs` `V`; `cc` `!C`; `cs` `C`; `ge` `N == V`; `lt` `N != V`; `gt` `!Z and N == V`; `le` `Z or N != V`; `hi` `!C and !Z`; `los` `C or Z`. The displacement counts 2-byte parcels; the branch reaches ±4 GB with no long-branch instruction.

Cf. 6.7 for `TRAP`, `RTI` and `RTT`.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

BR

BR, opcode 110000, three parcels (6 bytes)



BR, opcode 110000, two parcels (4 bytes)



BR, opcode 110000, one parcel (2 bytes)





```
BR target
```

Mnemonic	Opcode
BR	110000 (0x30)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BNE

BNE, opcode 110001, three parcels (6 bytes)



BNE, opcode 110001, two parcels (4 bytes)



BNE, opcode 110001, one parcel (2 bytes)





```
BNE target
```

Mnemonic	Opcode
BNE	110001 (0x31)


Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BEQ


BEQ, opcode 110010, three parcels (6 bytes)



BEQ, opcode 110010, two parcels (4 bytes)



BEQ, opcode 110010, one parcel (2 bytes)





```
BEQ target ... and the rest
```

Mnemonic	Opcode
BEQ	110010 (0x32)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BPL

BPL, opcode 110011, three parcels (6 bytes)



BPL, opcode 110011, two parcels (4 bytes)



BPL, opcode 110011, one parcel (2 bytes)




Mnemonic	Opcode
BPL	110011 (0x33)


Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BMI


BMI, opcode 110100, three parcels (6 bytes)



BMI, opcode 110100, two parcels (4 bytes)



BMI, opcode 110100, one parcel (2 bytes)




Mnemonic	Opcode
BMI	110100 (0x34)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BVC

BVC, opcode 110101, three parcels (6 bytes)



BVC, opcode 110101, two parcels (4 bytes)



BVC, opcode 110101, one parcel (2 bytes)




Mnemonic	Opcode
BVC	110101 (0x35)


Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BVS


BVS, opcode 110110, three parcels (6 bytes)



BVS, opcode 110110, two parcels (4 bytes)



BVS, opcode 110110, one parcel (2 bytes)




Mnemonic	Opcode
BVS	110110 (0x36)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BCC

BCC, opcode 110111, three parcels (6 bytes)



BCC, opcode 110111, two parcels (4 bytes)



BCC, opcode 110111, one parcel (2 bytes)




Mnemonic	Opcode
BCC	110111 (0x37)


Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BCS


BCS, opcode 111000, three parcels (6 bytes)



BCS, opcode 111000, two parcels (4 bytes)



BCS, opcode 111000, one parcel (2 bytes)




Mnemonic	Opcode
BCS	111000 (0x38)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BGE

BGE, opcode 111001, three parcels (6 bytes)



BGE, opcode 111001, two parcels (4 bytes)



BGE, opcode 111001, one parcel (2 bytes)




Mnemonic	Opcode
BGE	111001 (0x39)


Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BLT


BLT, opcode 111010, three parcels (6 bytes)



BLT, opcode 111010, two parcels (4 bytes)



BLT, opcode 111010, one parcel (2 bytes)




Mnemonic	Opcode
BLT	111010 (0x3A)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BGT

BGT, opcode 111011, three parcels (6 bytes)



BGT, opcode 111011, two parcels (4 bytes)



BGT, opcode 111011, one parcel (2 bytes)




Mnemonic	Opcode
BGT	111011 (0x3B)


Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BLE


BLE, opcode 111100, three parcels (6 bytes)



BLE, opcode 111100, two parcels (4 bytes)



BLE, opcode 111100, one parcel (2 bytes)




Mnemonic	Opcode
BLE	111100 (0x3C)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BHI

BHI, opcode 111101, three parcels (6 bytes)



BHI, opcode 111101, two parcels (4 bytes)



BHI, opcode 111101, one parcel (2 bytes)




Mnemonic	Opcode
BHI	111101 (0x3D)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BLOS

BLOS, opcode 111110, three parcels (6 bytes)



BLOS, opcode 111110, two parcels (4 bytes)



BLOS, opcode 111110, one parcel (2 bytes)



Mnemonic	Opcode
BLOS	111110 (0x3E)

Operation, flags and exceptions as for the entry BCC above; 3 layout forms, each a chart of its own (above).

BHIS


An alias of BCC: the assembler writes it as that word.

BLO


An alias of BCS: the assembler writes it as that word.

SOB: Subtract one and branch

SOB, opcode 111111, three parcels (6 bytes)



SOB, opcode 111111, two parcels (4 bytes)




Mnemonics: `SOB`

Syntax

```
SOB Rn, target
```

Encoding



The chart is the layout `r20-sob-1`, SOB, two parcels (`len = 01`): The displacement is signed and counts parcels.

Mnemonic	Opcode
`SOB`	`111111 (0x3F)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sob-1`, `r20-sob-2`.

Operation

```
Rn ← Rn - 1
if Rn ≠ 0 then PC ← address of this instruction + 2 × disp
```

Flags None written.

Exceptions None.

From the PDP-11, where it could branch only backward; here the signed displacement goes either way. Four bytes at least.

Why it is here. Taken from the PDP-11, at the branch group's one free opcode. The PDP-11's could only branch backward (a 6-bit unsigned displacement); this one branches either way. Against the `cbnz` idiom of other architectures it does not save

bytes (DEC plus BNE is also four) but it saves an instruction issue, a cycle per iteration on a machine that does not pipeline: same size, one instruction fewer (static `dec; bne` pairs exist).

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

CBCC: Compare and branch on condition

Mnemonics: CBNE, CBEQ, CBPL, CBMI, CBVC, CBVS, CBCC, CBCS, CBGE, CBLT, CBGT, CBLE, CBHI, CBLOS (aliases: CBHIS, CBLO)

Syntax

```
CBNE Rd, #imm, target
CBEQ Ra, Rb, target ... and the rest
```

Encoding



The chart is the layout `r20-cb-1`, Compare and branch, two parcels (`len = 01`): `low` is the condition; the immediate and the displacement are signed.

Mnemonic	Opcode	low
CBNE	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0001 (0x1), 0001 (0x1), 0001 (0x1)
CBEQ	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0010 (0x2), 0010 (0x2), 0010 (0x2)
CBPL	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0011 (0x3), 0011 (0x3), 0011 (0x3)
CBMI	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0100 (0x4), 0100 (0x4), 0100 (0x4)
CBVC	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0101 (0x5), 0101 (0x5), 0101 (0x5)
CBVS	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0110 (0x6), 0110 (0x6), 0110 (0x6)
CBCC	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0111 (0x7), 0111 (0x7), 0111 (0x7)
CBCS	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1000 (0x8), 1000 (0x8), 1000 (0x8)
CBGE	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1001 (0x9), 1001 (0x9), 1001 (0x9)
CBLT	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1010 (0xA), 1010 (0xA), 1010 (0xA)
CBGT	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1011 (0xB), 1011 (0xB), 1011 (0xB)
CBLE	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1100 (0xC), 1100 (0xC), 1100 (0xC)
CBHI	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1101 (0xD), 1101 (0xD), 1101 (0xD)
CBLOS	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1110 (0xE), 1110 (0xE), 1110 (0xE)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-cb-1`, `r20-cb-1-2`, `r20-cb-2`, `r20-cb-2-2`, `r20-cb-2-3`.

Operation

```
tmp ← Rd - (imm or Rb)         ; as CMP, for the decision only
if cond(c) on that comparison then PC ← address of this instruction + 2 × disp
```

Flags None written: the instruction computes the comparison for its own decision and leaves `N Z V C` as they were.

Exceptions None.

Three encodings, chosen by the assembler: CBCC (`101000 (0x28)`, a 5-bit signed immediate -16 to 15, a displacement of ±1024 parcels at four bytes or 27 bits at six), CBW (`101001 (0x29)`, a 16-bit immediate and a 16-bit displacement, six bytes) and CBRR (`101010 (0x2A)`, two registers, ±2,048 parcels at four bytes or 28 bits at six). There is no `len = 00` form. A target in another section is refused.


Why it is here. A fused compare-and-branch in the reserved opcode `101000 (0x28)`, estimated with RORI32 at 22 KB (1.3%) of the image. The wide-immediate CBCC removes 11,735 instructions (3.4%) and 1,828 bytes; CBRR, the register-register compare-and-branch, removes 4,631 instructions (1.4%) and 142 bytes. It is not a replacement for flags: LoongArch and RISC-V

chose fused compare-and-branch instead of flags, and this architecture declines that (9.20) because it needs a comparator in the branch unit and a third read port; here the fused form is added beside the flags. CBCC writes no flags.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

CBNE


CBNE, opcode 101000, three parcels (6 bytes)



CBNE, opcode 101001, three parcels (6 bytes)



CBNE, opcode 101010, three parcels (6 bytes)



CBNE, opcode 101000, two parcels (4 bytes)



CBNE, opcode 101010, two parcels (4 bytes)





```
CBNE Rd, #imm, target
```

Mnemonic	Opcode	low
CBNE	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0001 (0x1), 0001 (0x1), 0001 (0x1)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBEQ


CBEQ, opcode 101000, three parcels (6 bytes)



CBEQ, opcode 101001, three parcels (6 bytes)



CBEQ, opcode 101010, three parcels (6 bytes)



CBEQ, opcode 101000, two parcels (4 bytes)



CBEQ, opcode 101010, two parcels (4 bytes)





```
CBEQ Ra, Rb, target ... and the rest
```

Mnemonic	Opcode	low
CBEQ	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0010 (0x2), 0010 (0x2), 0010 (0x2)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBPL


CBPL, opcode 101000, three parcels (6 bytes)



CBPL, opcode 101001, three parcels (6 bytes)



CBPL, opcode 101010, three parcels (6 bytes)



CBPL, opcode 101000, two parcels (4 bytes)



CBPL, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBPL	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0011 (0x3), 0011 (0x3), 0011 (0x3)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBMI


CBMI, opcode 101000, three parcels (6 bytes)



CBMI, opcode 101001, three parcels (6 bytes)



CBMI, opcode 101010, three parcels (6 bytes)



CBMI, opcode 101000, two parcels (4 bytes)



CBMI, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBMI	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0100 (0x4), 0100 (0x4), 0100 (0x4)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBVC


CBVC, opcode 101000, three parcels (6 bytes)



CBVC, opcode 101001, three parcels (6 bytes)



CBVC, opcode 101010, three parcels (6 bytes)



CBVC, opcode 101000, two parcels (4 bytes)



CBVC, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBVC	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0101 (0x5), 0101 (0x5), 0101 (0x5)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBVS


CBVS, opcode 101000, three parcels (6 bytes)



CBVS, opcode 101001, three parcels (6 bytes)



CBVS, opcode 101010, three parcels (6 bytes)



CBVS, opcode 101000, two parcels (4 bytes)



CBVS, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBVS	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0110 (0x6), 0110 (0x6), 0110 (0x6)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBCC


CBCC, opcode 101000, three parcels (6 bytes)



CBCC, opcode 101001, three parcels (6 bytes)



CBCC, opcode 101010, three parcels (6 bytes)



CBCC, opcode 101000, two parcels (4 bytes)



CBCC, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBCC	101000 (0x28), 101001 (0x29), 101010 (0x2A)	0111 (0x7), 0111 (0x7), 0111 (0x7)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBCS


CBCS, opcode 101000, three parcels (6 bytes)



CBCS, opcode 101001, three parcels (6 bytes)



CBCS, opcode 101010, three parcels (6 bytes)



CBCS, opcode 101000, two parcels (4 bytes)



CBCS, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBCS	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1000 (0x8), 1000 (0x8), 1000 (0x8)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBGE


CBGE, opcode 101000, three parcels (6 bytes)



CBGE, opcode 101001, three parcels (6 bytes)



CBGE, opcode 101010, three parcels (6 bytes)



CBGE, opcode 101000, two parcels (4 bytes)



CBGE, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBGE	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1001 (0x9), 1001 (0x9), 1001 (0x9)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBLT


CBLT, opcode 101000, three parcels (6 bytes)



CBLT, opcode 101001, three parcels (6 bytes)



CBLT, opcode 101010, three parcels (6 bytes)



CBLT, opcode 101000, two parcels (4 bytes)



CBLT, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBLT	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1010 (0xA), 1010 (0xA), 1010 (0xA)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBGT


CBGT, opcode 101000, three parcels (6 bytes)



CBGT, opcode 101001, three parcels (6 bytes)



CBGT, opcode 101010, three parcels (6 bytes)



CBGT, opcode 101000, two parcels (4 bytes)



CBGT, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBGT	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1011 (0xB), 1011 (0xB), 1011 (0xB)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBLE


CBLE, opcode 101000, three parcels (6 bytes)



CBLE, opcode 101001, three parcels (6 bytes)



CBLE, opcode 101010, three parcels (6 bytes)



CBLE, opcode 101000, two parcels (4 bytes)



CBLE, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBLE	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1100 (0xC), 1100 (0xC), 1100 (0xC)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBHI


CBHI, opcode 101000, three parcels (6 bytes)



CBHI, opcode 101001, three parcels (6 bytes)



CBHI, opcode 101010, three parcels (6 bytes)



CBHI, opcode 101000, two parcels (4 bytes)



CBHI, opcode 101010, two parcels (4 bytes)




Mnemonic	Opcode	low
CBHI	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1101 (0xD), 1101 (0xD), 1101 (0xD)


Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBLOS


CBLOS, opcode 101000, three parcels (6 bytes)



CBLOS, opcode 101001, three parcels (6 bytes)



CBLOS, opcode 101010, three parcels (6 bytes)



CBLOS, opcode 101000, two parcels (4 bytes)



CBLOS, opcode 101010, two parcels (4 bytes)



Mnemonic	Opcode	low
CBLOS	101000 (0x28), 101001 (0x29), 101010 (0x2A)	1110 (0xE), 1110 (0xE), 1110 (0xE)

Operation, flags and exceptions as for the entry CBCC above; 5 layout forms, each a chart of its own (above).

CBHIS
An alias of CBCC: the assembler writes it as that word.

CBLO
An alias of CBCS: the assembler writes it as that word.


BTAG: Branch on pointer tag

Mnemonics: BTAG, BNTAG

Syntax

```
BTAG Rn, #tag, target
BNTAG Rn, #tag, target
```

Encoding



The chart is the layout r20-tag-1, Tag branches, two parcels (len = 01): sense is 0 for BTAG and 1 for BNTAG; tag is the 3-bit tag.

Mnemonic	Opcode
BTAG	010101 (0x15)
BNTAG	010101 (0x15)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-tag-1, r20-tag-2.

Operation

```
BTAG : if (Rn & 111₂) = tag then PC ← address of this instruction + 2 × disp
BNTAG: if (Rn & 111₂) ≠ tag then PC ← address of this instruction + 2 × disp
```

Flags None written.

Exceptions None.

For runtimes that keep a 3-bit type tag in the low bits of a pointer (lowtag). Four bytes at least; the displacement is 16 bits (32 at len = 10).


Why it is here. The tag branches BTAG and BNTAG and the table dispatch JTAG make tagged pointers cheap to use rather than merely possible: three bits of tag and one of sense fit the low nibble exactly, so parcel 1 is a full displacement. Because quad-

aligned objects have zero in the low three bits, the tag is free, and an unaligned access is a fault. The compiler for C never emits them (the corpus shows none); they are for Lisp and other tagged runtimes.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

BTAG

BTAG, opcode 010101, three parcels (6 bytes)



BTAG, opcode 010101, two parcels (4 bytes)





```
BTAG Rn, #tag, target
```

Mnemonic	Opcode
BTAG	010101 (0x15)

Operation, flags and exceptions as for the entry BTAG above; 2 layout forms, each a chart of its own (above).

BNTAG

BNTAG, opcode 010101, three parcels (6 bytes)



BNTAG, opcode 010101, two parcels (4 bytes)





```
BNTAG Rn, #tag, target
```

Mnemonic	Opcode
BNTAG	010101 (0x15)


Operation, flags and exceptions as for the entry BTAG above; 2 layout forms, each a chart of its own (above).

JMP: Jump


JMP, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




JMP, opcode 010011, three parcels (modes index) (6 bytes)




JMP, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




JMP, opcode 010011, three parcels (modes dp) (6 bytes)




JMP, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




JMP, opcode 010011, two parcels (modes index) (4 bytes)




JMP, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



JMP, opcode 010011, two parcels (modes dp) (4 bytes)



JMP, opcode 010011, one parcel (2 bytes)




Mnemonics: `JMP`

Syntax

```
JMP rm        ; a register, or an address by any memory mode
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
JMP	010011 (0x13)	1100 (0xC)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.


Operation

```
PC ← (register operand) ? Rm : EA(rm)
```


Flags None written.
Exceptions A jump to an unmapped or non-executable address faults on the fetch of the target.
A switch is a `CMP` against the limit, a `BHIS` to the default and a `JMP` through a scaled index.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

CALL: Call


CALL, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




CALL, opcode 010011, three parcels (modes index) (6 bytes)




CALL, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




CALL, opcode 010011, three parcels (modes dp) (6 bytes)



CALL, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




CALL, opcode 010011, two parcels (modes index) (4 bytes)




CALL, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



CALL, opcode 010011, two parcels (modes dp) (4 bytes)



CALL, opcode 010011, one parcel (2 bytes)




Mnemonics: `CALL`

Syntax

```
CALL rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`CALL`	`010011 (0x13)`	`1101 (0xD)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
t ← (register operand) ? Rm : EA(rm)
SP ← SP - 8 ; M[SP] ← address of the next instruction
PC ← t
```

Flags None written.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

The return address is on the data stack where every unwinder and debugger expects it. `RET` pops it.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


JMPI: Jump and call through memory

Mnemonics: `JMPI`, `CALLI`

Syntax

```
JMPI rm        ; PC ← M[EA]
CALLI rm       ; push the return address, then PC ← M[EA]
```

Encoding



The chart is the layout `r20-xfer-0`, Indirect transfers (XFER), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
JMPI	010010 (0x12)	0000 (0x0)
CALLI	010010 (0x12)	0001 (0x1)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-xfer-0`, `r20-xfer-1`, `r20-xfer-1-2`, `r20-xfer-1-3`, `r20-xfer-1-4`, `r20-xfer-2`, `r20-xfer-2-2`, `r20-xfer-2-3`, `r20-xfer-2-4`.

Operation

```
JMPI : PC ← M[EA(rm)]
CALLI: t ← M[EA(rm)] ; SP ← SP - 8 ; M[SP] ← address of the next instruction ; PC ← t
```

Flags None written.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires. For `CALLI` the order is specified: load the target, then push, then transfer; a fault on the load leaves nothing changed.


The one deferred reference the architecture admits, for control transfer only: the PLT stub (`JMPI got_slot(PC)`) and virtual-method dispatch (`CALLI vtbl_off(Robj)`). It needs a memory operand, so it is four bytes at least.

Why it is here. Exactly one deferred reference, for control transfer only, in `XFER`: the PLT stub of every dynamically linked program (`JMPI got_slot(PC)`) and virtual-method dispatch (`CALLI vtbl_off(Robj)`), each two instructions and a scratch register without it. It is admitted because it breaks none of the reasons deferred modes are removed (no register is side-effected, the reference is in the branch path and not the operand path, a fault is clean by ordering). Jump tables through `JMPI` are not smaller, because the table entries are 8 bytes against 8 for a case in a compare chain.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

JMPI


JMPI, opcode 010010, three parcels (modes base, postinc, predec) (6 bytes)




JMPI, opcode 010010, three parcels (modes index) (6 bytes)




JMPI, opcode 010010, three parcels (modes pcrel, imm, abs) (6 bytes)




JMPI, opcode 010010, three parcels (modes dp) (6 bytes)




JMPI, opcode 010010, two parcels (modes base, postinc, predec) (4 bytes)




JMPI, opcode 010010, two parcels (modes index) (4 bytes)




JMPI, opcode 010010, two parcels (modes pcrel, imm, abs) (4 bytes)



JMPI, opcode 010010, two parcels (modes dp) (4 bytes)



JMPI, opcode 010010, one parcel (2 bytes)





```
JMPI rm
```

Mnemonic	Opcode	reg
JMPI	010010 (0x12)	0000 (0x0)


Operation, flags and exceptions as for the entry JMPI above; 9 layout forms, each a chart of its own (above).

CALLI


CALLI, opcode 010010, three parcels (modes base, postinc, predec) (6 bytes)




CALLI, opcode 010010, three parcels (modes index) (6 bytes)




CALLI, opcode 010010, three parcels (modes pcrel, imm, abs) (6 bytes)




CALLI, opcode 010010, three parcels (modes dp) (6 bytes)




CALLI, opcode 010010, two parcels (modes base, postinc, predec) (4 bytes)




CALLI, opcode 010010, two parcels (modes index) (4 bytes)




CALLI, opcode 010010, two parcels (modes pcrel, imm, abs) (4 bytes)



CALLI, opcode 010010, two parcels (modes dp) (4 bytes)



CALLI, opcode 010010, one parcel (2 bytes)





```
CALLI rm
```

Mnemonic	Opcode	reg
CALLI	010010 (0x12)	0001 (0x1)


Operation, flags and exceptions as for the entry JMPI above; 9 layout forms, each a chart of its own (above).

JTAG: Jump through a tag table


JTAG, opcode 010010, three parcels (modes base, postinc, predec) (6 bytes)




JTAG, opcode 010010, three parcels (modes index) (6 bytes)




JTAG, opcode 010010, three parcels (modes pcrel, imm, abs) (6 bytes)




JTAG, opcode 010010, three parcels (modes dp) (6 bytes)




JTAG, opcode 010010, two parcels (modes base, postinc, predec) (4 bytes)




JTAG, opcode 010010, two parcels (modes index) (4 bytes)




JTAG, opcode 010010, two parcels (modes pcrel, imm, abs) (4 bytes)



JTAG, opcode 010010, two parcels (modes dp) (4 bytes)



JTAG, opcode 010010, one parcel (2 bytes)




Mnemonics: `JTAG`

Syntax

```
JTAG d(Rb)(Rx×s)
```

Encoding



The chart is the layout `r20-xfer-0`, Indirect transfers (XFER), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
JTAG	010010 (0x12)	0010 (0x2)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-xfer-0`, `r20-xfer-1`, `r20-xfer-1-2`, `r20-xfer-1-3`, `r20-xfer-1-4`, `r20-xfer-2`, `r20-xfer-2-2`, `r20-xfer-2-3`, `r20-xfer-2-4`.

Operation

```
PC ← M[Rb + d + 8 × (Rx & 111₂)]
```

Flags None written.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause BUSFAULT). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

Legal only with the scaled-index mode (`0001`). Dispatches on the low three bits of a tagged pointer through a table of eight entries; the 3-bit tag cannot index out of range.

Why it is here. The table-dispatch partner of BTAG. It is legal only in the scaled-index mode, the one mode with a free register slot for the tagged value. It replaces the PDP-11 dispatch-table idiom `@(Rn)+` better, because it needs no pointer register and cannot index out of range.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

9.11 The stack and block operations

Cf. section 6.8 for restarting a block operation after a fault (progress is held in registers) and section 6.4 for the page faults it can take; section 7.2 for how block operations order their accesses.

9.11.1 PUSH and POP move one register; PUSHM and POPM move a set named by a mask (a short mask form is in page 2). A mask containing R14 is reserved. *(D)*

9.11.2 PUSHX and POPX save and restore the exception state EPSW and EPC in one instruction each; both words are checked before either is accessed, so an abort leaves nothing changed. *(D)*

9.11.3 The block operations MCPY, MMOV (overlap-safe), MSET, MCMP, MSCN and MSCNN take a destination pointer, a source pointer or value and a count in registers; MVAL validates a buffer as UTF-8. *(opcode `001101 (0x0D)`)*

9.11.4 A block operation keeps its progress in its registers: when it completes, the count is zero and the pointers are one past the end; when it stops early or is interrupted, they point where it stopped, and it restarts by running again. *(D)*


9.11.5 An implementation may move more than a byte per step, provided the registers are consistent with byte-at-a-time progress wherever an exception can be taken. *(D)*

Commentary. **Precedent.** The VAX's MOVC5 is the canonical argument against such instructions: its operands could be memory, its architectural definition needed the original values to survive, and so it required hidden state and a first-part-done bit in the status word to resume. The PDP-10 had a block transfer, and x86's REP MOVS keeps its progress in registers as the pdp64's do. **Trade-offs.** This is the one admitted exception to the one-memory-operand rule, accepted because its mechanism, hidden state, is absent: the state is the registers, which are already architectural. A large copy can evict the whole data cache, and a non-temporal variant is an open question. **Improvements.** ARM reached the same design in 2022 with FEAT_MOPS, whose specification says the registers are updated so that progress is not lost. **Benefits.** The block-move sequencer is three counters and a byte-lane selector, about 1,500 transistors. **Modern comparables.** x86 REP MOVSB and REP STOSB with fast-string microcode; AArch64 CPYP/CPYM/CPYE and SETP/SETM/SETE; s390 MVC. **Use.** `memcpy`, `memmove`, `memset`, `memcmp` and `memchr` in the C library; MVAL in parsers and kernels. **Impact.** *Kernel:* PUSHM, POPM, PUSHX and POPX shorten entry, exit and the context switch, and


the block operations are `copyin`, `copyout`, page clearing and `memcpy`. *Compiler:* A prologue and an epilogue are one instruction each, and `memcpy` and `memset` lower to the block operations. *Hardware:* The block-move sequencer is three counters and a byte-lane selector, about 1,500 transistors, with no hidden state.

PUSHM: Push registers by mask


PUSHM, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




PUSHM, opcode 010011, three parcels (modes index) (6 bytes)




PUSHM, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




PUSHM, opcode 010011, three parcels (modes dp) (6 bytes)




PUSHM, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




PUSHM, opcode 010011, two parcels (modes index) (4 bytes)




PUSHM, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



PUSHM, opcode 010011, two parcels (modes dp) (4 bytes)



PUSHM, opcode 010011, one parcel (2 bytes)



Mnemonics: PUSHM

Syntax

```
PUSHM #mask        ; a 16-bit immediate, bit n is Rn
```

Encoding



The chart is the layout r20-sop-0, Single operand (SOP), one parcel (len = 00): The reg field is the sub-opcode; the operand is rm with its mode, at any length.

Mnemonic	Opcode	reg
PUSHM	010011 (0x13)	1010 (0xA)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4.

Operation

```
for n = 0 to 15, if mask bit n:
    SP ← SP - 8 ; M[SP] ← Rn
```

Flags None written.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause BUSFAULT). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires. A mask that includes R14 (SP) is reserved.

Four bytes (mode 0100, immediate). The registers are pushed in ascending order, so POPM with the same mask restores them. Page 2 has an 8-bit mask for R8 to R15.


Why it is here. The VAX procedure entry mask was the useful half of CALLS; PUSHM and POPM keep that half without the frame (hardware call frames ran slower than the sequence on later VAXes). They are in SOP because a 16-bit mask does not fit beside MBLK's sub-opcode; that uses SOP's last two free slots. The second page has 8-bit forms for R8 to R15, because all 2,392 push sites and 2,392 pop sites in the measured corpus use a mask within R8 to R15.

Cf. 6.8 for the restart rule.


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

POPM: Pop registers by mask


POPM, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




POPM, opcode 010011, three parcels (modes index) (6 bytes)




POPM, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




POPM, opcode 010011, three parcels (modes dp) (6 bytes)




POPM, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




POPM, opcode 010011, two parcels (modes index) (4 bytes)




POPM, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



POPM, opcode 010011, two parcels (modes dp) (4 bytes)



POPM, opcode 010011, one parcel (2 bytes)




Mnemonics: `POPM`

Syntax

```
POPM #mask
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
POPM	010011 (0x13)	1011 (0xB)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
for n = 15 down to 0, if mask bit n:
    Rn ← M[SP] ; SP ← SP + 8
```

Flags None written.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

The mirror of `PUSHM`; four bytes, with an 8-bit-mask form on page 2.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

PUSH: Push


PUSH, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




PUSH, opcode 010011, three parcels (modes index) (6 bytes)




PUSH, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




PUSH, opcode 010011, three parcels (modes dp) (6 bytes)



PUSH, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




PUSH, opcode 010011, two parcels (modes index) (4 bytes)




PUSH, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



PUSH, opcode 010011, two parcels (modes dp) (4 bytes)



PUSH, opcode 010011, one parcel (2 bytes)




Mnemonics: `PUSH`

Syntax

```
PUSH rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`PUSH`	`010011 (0x13)`	`1110 (0xE)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
v ← rm ; SP ← SP - 8 ; M[SP] ← v
```

Flags None written.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

A one-parcel instruction for a register operand.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

POP: Pop


POP, opcode 010011, three parcels (modes base, postinc, predec) (6 bytes)




POP, opcode 010011, three parcels (modes index) (6 bytes)




POP, opcode 010011, three parcels (modes pcrel, imm, abs) (6 bytes)




POP, opcode 010011, three parcels (modes dp) (6 bytes)




POP, opcode 010011, two parcels (modes base, postinc, predec) (4 bytes)




POP, opcode 010011, two parcels (modes index) (4 bytes)




POP, opcode 010011, two parcels (modes pcrel, imm, abs) (4 bytes)



POP, opcode 010011, two parcels (modes dp) (4 bytes)



POP, opcode 010011, one parcel (2 bytes)




Mnemonics: `POP`

Syntax

```
POP rm
```

Encoding



The chart is the layout `r20-sop-0`, Single operand (SOP), one parcel (`len = 00`): The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
POP	010011 (0x13)	1111 (0xF)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sop-0`, `r20-sop-1`, `r20-sop-1-2`, `r20-sop-1-3`, `r20-sop-1-4`, `r20-sop-2`, `r20-sop-2-2`, `r20-sop-2-3`, `r20-sop-2-4`.

Operation

```
v ← M[SP] ; SP ← SP + 8 ; rm ← v
```

Flags None written.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


MCPY: Copy a block of bytes

Mnemonics: `MCPY`, `MMOV`

Syntax

```
MCPY Rd, Rs, Rn        ; destination pointer, source pointer, count
MMOV Rd, Rs, Rn        ; correct for overlap
```

Encoding



The chart is the layout `r20-mblk-1`, Block memory (MBLK), two parcels (`len = 01`): `reg` is the destination pointer, `low` the source pointer (or the value register), `Rn` the count register.

Mnemonic	Opcode	Sub-opcode
MCPY	001101 (0x0D)	00000000 (0x00)
MMOV	001101 (0x0D)	00000001 (0x01)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mblk-1`, `r20-mblk-2`.

Operation

```
MCPY:                           ; ascending; overlap is undefined
  while Rn ≠ 0:  M8[Rd] ← M8[Rs] ; Rd ← Rd + 1 ; Rs ← Rs + 1 ; Rn ← Rn - 1
MMOV: as MCPY, but the direction is chosen from the pointers so that an overlapping copy is correct
```

Flags None written.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires. The three registers are updated as work completes, so a fault leaves a consistent state and the instruction restarts from its registers.

The one granted exception to the one-memory-operand rule. All three registers are architectural state: on completion `Rn` is 0 and `Rd` and `Rs` point one past the end. An implementation may move more than a byte per step, so long as the register state at every point where an exception can be taken is consistent with a byte-at-a-time copy. The accesses made inside one block operation are unordered with respect to each other.


Why it is here. The block operations are the one granted exception to the one-memory-operand rule (an exception to a principle is allowed where there is a clear benefit), made safe by keeping the progress in architectural registers: the VAX `MOVC5` kept it in hidden microstate, which is why it is rejected, and ARM reached the same design in 2022 with `FEAT_MOPS`. The names `MCPY`, `MMOV` and `MSET` follow the memory operations of IBM System z; `MCMP` and `MSCN` complete the set. `MCPY` replaces the PDP-11 `MOV (R1)+,(R2)+` loop, and the `rep movsb` of x86, with one restartable instruction.

Cf. 6.8 (restart, progress faults); 7.2 (ordering of the accesses).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MCPY

MCPY, opcode 001101, three parcels, sub-opcode 00000000 (6 bytes)



MCPY, opcode 001101, two parcels, sub-opcode 00000000 (4 bytes)





```
MCPY Rd, Rs, Rn
```

Mnemonic	Opcode	Sub-opcode
`MCPY`	`001101 (0x0D)`	`00000000 (0x00)`


Operation, flags and exceptions as for the entry MCPY above; 2 layout forms, each a chart of its own (above).

MMOV

MMOV, opcode 001101, three parcels, sub-opcode 00000001 (6 bytes)



MMOV, opcode 001101, two parcels, sub-opcode 00000001 (4 bytes)





```
MMOV Rd, Rs, Rn
```

Mnemonic	Opcode	Sub-opcode
MMOV	001101 (0x0D)	00000001 (0x01)


Operation, flags and exceptions as for the entry MCPY above; 2 layout forms, each a chart of its own (above).

MSET: Fill a block of bytes

MSET, opcode 001101, three parcels, sub-opcode 00000010 (6 bytes)



MSET, opcode 001101, two parcels, sub-opcode 00000010 (4 bytes)




Mnemonics: MSET

Syntax

```
MSET Rd, Rv, Rn
```

Encoding



The chart is the layout `r20-mblk-1`, Block memory (MBLK), two parcels (`len = 01`): `reg` is the destination pointer, `low` the source pointer (or the value register), `Rn` the count register.

Mnemonic	Opcode	Sub-opcode
MSET	001101 (0x0D)	00000010 (0x02)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mblk-1`, `r20-mblk-2`.

Operation

```
while Rn ≠ 0:  M8[Rd] ← Rv[7:0] ; Rd ← Rd + 1 ; Rn ← Rn - 1
```

Flags None written.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

`MSET` with `Rv = 0` is the range-zeroing instruction: `bzero` and the clear of `calloc` are one instruction.


Why it is here. With a zero value it is the range-zeroing instruction, so `bzero` and the clearing of `calloc` need no separate opcode.

Cf. 6.8.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MCMP: Compare two blocks of bytes

MCMP, opcode 001101, three parcels, sub-opcode 00000011 (6 bytes)



MCMP, opcode 001101, two parcels, sub-opcode 00000011 (4 bytes)




Mnemonics: `MCMP`

Syntax

```
MCMP Rd, Rs, Rn
```

Encoding



The chart is the layout `r20-mblk-1`, Block memory (MBLK), two parcels (`len = 01`): `reg` is the destination pointer, `low` the source pointer (or the value register), `Rn` the count register.

Mnemonic	Opcode	Sub-opcode
`MCMP`	`001101 (0x0D)`	`00000011 (0x03)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mblk-1`, `r20-mblk-2`.

Operation

```
while Rn ≠ 0:
    x ← M8[Rd] ; y ← M8[Rs]
    if x ≠ y then  flags ← flags of (x - y) ; stop      ; pointers left AT the differing byte
    Rd ← Rd + 1 ; Rs ← Rs + 1 ; Rn ← Rn - 1
if equal:  N = 0, Z = 1, V = 0, C = 0
```

Flags From the first differing byte as for `CMP` of the two bytes (`C` set if `x < y` unsigned, `N` and `V` from the signed difference); for equal blocks `N` = 0, `Z` = 1, `V` = 0, `C` = 0.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

When the instruction stops at a difference, `Rd` and `Rs` point at the differing bytes and `Rn` is the count remaining, so the position of the difference is in the registers.

Why it is here. Seven of the VAX's ten character-string instructions are present (`MOVC3`, `CMPC3`, `LOCC` and `SKPC` among them); the rejected ones are `EDITPC` and packed decimal. `MCMP` is the `CMPC3` equivalent.

Cf. 6.8.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


MSCN: Scan a block for a byte, or for a byte not equal to it

Mnemonics: `MSCN`, `MSCNN`

Syntax

```
MSCN Rd, Rv, Rn
MSCNN Rd, Rv, Rn
```

Encoding



The chart is the layout `r20-mblk-1`, Block memory (MBLK), two parcels (`len = 01`): `reg` is the destination pointer, `low` the source pointer (or the value register), `Rn` the count register.

Mnemonic	Opcode	Sub-opcode
`MSCN`	`001101 (0x0D)`	`00000100 (0x04)`
`MSCNN`	`001101 (0x0D)`	`00000101 (0x05)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mblk-1`, `r20-mblk-2`.

Operation

```
while Rn ≠ 0:
    hit ← (M8[Rd] = Rv[7:0])            ; MSCNN: hit ← (M8[Rd] ≠ Rv[7:0])
    if hit then  Z = 1 ; stop             ; Rd points AT the byte found
    Rd ← Rd + 1 ; Rn ← Rn - 1
not found: Z = 0
```

Flags All four flags are written: `Z` = 1 if the byte was found, else 0; `N`, `V` and `C` are cleared.

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

`MSCN` is `memchr`; with an explicit count it gives `strnlen`, and composing it with `MCPY` gives a bounded `strcpy` in two instructions. There are no NUL-terminated string instructions.


Why it is here. `MSCN` is `LOCC` and `memchr`; `MSCNN` fills the `SKPC` gap (the first byte that is *not* equal). Both cost no opcode and almost no hardware. With an explicit count `MSCN` gives `strnlen`, and with `MCPY` a bounded `strcpy` in two instructions. NUL-terminated string instructions (the System/z `MVST`, `SRST`, `CLST`) are rejected, because they encode an unbounded read, the largest single source of memory-safety failures in C (9.17).

Cf. 6.8.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MSCN

MSCN, opcode 001101, three parcels, sub-opcode 00000100 (6 bytes)



MSCN, opcode 001101, two parcels, sub-opcode 00000100 (4 bytes)





```
MSCN Rd, Rv, Rn
```

Mnemonic	Opcode	Sub-opcode
MSCN	001101 (0x0D)	00000100 (0x04)


Operation, flags and exceptions as for the entry MSCN above; 2 layout forms, each a chart of its own (above).

MSCNN

MSCNN, opcode 001101, three parcels, sub-opcode 00000101 (6 bytes)



MSCNN, opcode 001101, two parcels, sub-opcode 00000101 (4 bytes)





```
MSCNN Rd, Rv, Rn
```

Mnemonic	Opcode	Sub-opcode
MSCNN	001101 (0x0D)	00000101 (0x05)


Operation, flags and exceptions as for the entry MSCN above; 2 layout forms, each a chart of its own (above).

MVAL: Validate a block as UTF-8

MVAL, opcode 001101, three parcels, sub-opcode 00000110 (6 bytes)



MVAL, opcode 001101, two parcels, sub-opcode 00000110 (4 bytes)




Mnemonics: MVAL

Syntax

```
MVAL Rd, Rn
```

Encoding



The chart is the layout `r20-mblk-1`, Block memory (MBLK), two parcels (`len = 01`): `reg` is the destination pointer, `low` the source pointer (or the value register), `Rn` the count register.

Mnemonic	Opcode	Sub-opcode
MVAL	001101 (0x0D)	00000110 (0x06)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mblk-1`, `r20-mblk-2`.

Operation

```
scan Rn bytes at Rd; stop at the first byte that cannot be part of a valid UTF-8 sequence (the rules of
UTF8DEC)
```

Flags On completion `Rn` is 0 and the buffer is valid; otherwise `Rd` points at the offending sequence and `Rn` counts the bytes remaining (details in the instruction-set text, section 4.7.1).

Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

The `UTF8DEC` comparators wired to the block sequencer.

Why it is here. The UTF-8 validity comparators already built for `UTF8DEC`, wired to the `MBLK` streaming sequencer already built for `MCPY`, so it costs no opcode and almost no hardware. The alternative, a SWAR loop (SIMD within a register), runs at about two to three cycles a byte and is respectable, which is why the justification is cost and not throughput.

Cf. 6.8.

Status specified; **not yet implemented** in the reference executor.

9.12 Floating point

9.12.1 Floating point uses the general registers: a `binary64` value fills one register, and the instruction, not the register, decides how its bits are read. *(D)*

9.12.2 `FADD`, `FSUB`, `FMUL` and `FCMP` are two-byte instructions; `FDIV`, `FSQRT`, the fused multiply-add family, `FABS`, `FMIN`, `FMAX`, `FCLASS`, the roundings and the `binary32` forms are in the floating-point escape; `binary16` has seventeen operations and conversions. *(D)*

9.12.3 The five IEEE flags (invalid, divide by zero, overflow, underflow, inexact) accumulate in `FPSR`; no floating-point operation traps; `FSFLAGS` reads and clears them. *(D)*

9.12.4 Every NaN that an operation creates is the canonical quiet NaN. *(D)*

9.12.5 There are no rounding-mode or precision mode bits: the precision is in the opcode, and so is the rounding mode wherever it is not nearest-even. *(D)*

9.12.6 There are no transcendental instructions. *(D)*

Commentary. **Precedent.** The PDP-11's FP11 had `AC0` to `AC5` and mode bits for single and double precision; the VAX had F, D, G and H formats. **Trade-offs.** An integer operation applied to a register holding a `binary64` destroys it, with no trap and no tag; that is intended and the ABI states it. A separate register file would cost a second set of read ports and a floating-point context; on a small implementation the register file is among the largest blocks. **Improvements.** The fused

multiply-add is the largest single addition to the datapath (about 9,000 transistors) and the least negotiable; the IEEE exception flags are recorded without traps, which is what C99 <fenv.h> needs. **Benefits.** No transfer instructions between files and a single calling convention. **Modern comparables.** RISC-V Zfinx and Zdinx use the integer register file for the same reason; AArch64 and x86 have separate vector and floating-point files. **Use.** FCLASS begins every library maths function; FMA is the building block of accurate polynomial evaluation. **Impact.** *Kernel:* There is no separate floating-point state to save at a context switch beyond the registers already saved, and the sticky flags go with the status word. *Compiler:* One calling convention for integers and floats, fused multiply-add contraction, and no rounding-mode state for the compiler to track. *Hardware:* No second register file (one of the largest blocks of a small floating-point unit); the floating-point unit with fused multiply-add is about 34,000 transistors.


FADD: Floating add, subtract and multiply, binary64

Mnemonics: FADD, FSUB, FMUL (aliases: FADDD, FSUBD, FMULD)

Syntax

```
FADD rm, Rd
FSUB rm, Rd
FMUL rm, Rd
```

Encoding



The chart is the layout r20-mem-0, Moves, address formation and the ALU, one parcel (len = 00): reg is the register Rd (the source of a store); low is a second register (Rs) at len = 00 and the addressing mode from len = 01; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4.

Operation

```
Rd ← Rd + rm   (FADD)
Rd ← Rd - rm   (FSUB)
Rd ← Rd × rm   (FMUL)       ; IEEE 754 binary64, round to nearest even
```

Flags None written. The five IEEE exception flags are ORed into FPSR; no instruction traps.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause BUSFAULT). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires. Floating-point exceptions never trap.

Floating-point values live in the general registers; there is no separate register file and no mode bit. A NaN result is the canonical quiet NaN 0x7FF8000000000000. The alternative spellings FADDD, FSUBD, FMULD are aliases.


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

FADD


FADD, opcode 100100, three parcels (modes base, postinc, predec) (6 bytes)




FADD, opcode 100100, three parcels (modes index) (6 bytes)




FADD, opcode 100100, three parcels (modes pcrel, imm, abs) (6 bytes)




FADD, opcode 100100, three parcels (modes dp) (6 bytes)




FADD, opcode 100100, two parcels (modes base, postinc, predec) (4 bytes)




FADD, opcode 100100, two parcels (modes index) (4 bytes)




FADD, opcode 100100, two parcels (modes pcrel, imm, abs) (4 bytes)



FADD, opcode 100100, two parcels (modes dp) (4 bytes)



FADD, opcode 100100, one parcel (2 bytes)





```
FADD rm, Rd
```

Mnemonic	Opcode
FADD	100100 (0x24)


Operation, flags and exceptions as for the entry FADD above; 9 layout forms, each a chart of its own (above).

FSUB


FSUB, opcode 100101, three parcels (modes base, postinc, predec) (6 bytes)




FSUB, opcode 100101, three parcels (modes index) (6 bytes)




FSUB, opcode 100101, three parcels (modes pcrel, imm, abs) (6 bytes)




FSUB, opcode 100101, three parcels (modes dp) (6 bytes)




FSUB, opcode 100101, two parcels (modes base, postinc, predec) (4 bytes)




FSUB, opcode 100101, two parcels (modes index) (4 bytes)




FSUB, opcode 100101, two parcels (modes pcrel, imm, abs) (4 bytes)



FSUB, opcode 100101, two parcels (modes dp) (4 bytes)



FSUB, opcode 100101, one parcel (2 bytes)





```
FSUB rm, Rd
```

Mnemonic	Opcode
FSUB	100101 (0x25)


Operation, flags and exceptions as for the entry FADD above; 9 layout forms, each a chart of its own (above).

FMUL


FMUL, opcode 100110, three parcels (modes base, postinc, predec) (6 bytes)




FMUL, opcode 100110, three parcels (modes index) (6 bytes)




FMUL, opcode 100110, three parcels (modes pcrel, imm, abs) (6 bytes)




FMUL, opcode 100110, three parcels (modes dp) (6 bytes)




FMUL, opcode 100110, two parcels (modes base, postinc, predec) (4 bytes)




FMUL, opcode 100110, two parcels (modes index) (4 bytes)




FMUL, opcode 100110, two parcels (modes pcrel, imm, abs) (4 bytes)



FMUL, opcode 100110, two parcels (modes dp) (4 bytes)



FMUL, opcode 100110, one parcel (2 bytes)




```
FMUL rm, Rd
```

Mnemonic	Opcode
FMUL	100110 (0x26)

Operation, flags and exceptions as for the entry FADD above; 9 layout forms, each a chart of its own (above).


FADDD
An alias of FADD: the assembler writes it as that word.

FSUBD
An alias of FSUB: the assembler writes it as that word.


FMULD
An alias of `FMUL`: the assembler writes it as that word.

FCMP: Floating compare, binary64


FCMP, opcode 100111, three parcels (modes base, postinc, predec) (6 bytes)




FCMP, opcode 100111, three parcels (modes index) (6 bytes)




FCMP, opcode 100111, three parcels (modes pcrel, imm, abs) (6 bytes)




FCMP, opcode 100111, three parcels (modes dp) (6 bytes)




FCMP, opcode 100111, two parcels (modes base, postinc, predec) (4 bytes)




FCMP, opcode 100111, two parcels (modes index) (4 bytes)




FCMP, opcode 100111, two parcels (modes pcrel, imm, abs) (4 bytes)



FCMP, opcode 100111, two parcels (modes dp) (4 bytes)



FCMP, opcode 100111, one parcel (2 bytes)




Mnemonics: `FCMP` (aliases: `FCMPD`)

Syntax

```
FCMP Rd, rm        ; register first
```

Encoding



The chart is the layout `r20-mem-0`, Moves, address formation and the ALU, one parcel (`len = 00`): `reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
FCMP	100111 (0x27)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-mem-0`, `r20-mem-1`, `r20-mem-1-2`, `r20-mem-1-3`, `r20-mem-1-4`, `r20-mem-2`, `r20-mem-2-2`, `r20-mem-2-3`, `r20-mem-2-4`.

Operation

```
N ← Rd < rm ; Z ← Rd = rm ; V ← unordered ; C ← 0
```

Flags `N` set if `Rd < rm`, `Z` if equal, `V` if the operands are unordered (either is a NaN), `C` cleared. A signalling NaN raises `NV` in `FPSR`.
Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.
The signed branches do not treat the unordered case cleanly (`BLT` after an unordered compare takes `N xor V` = 1); this is an open item of the instruction set.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).
`FCMPD` is an alias of `FCMP`: the assembler writes it as that word.


FDIV: Floating divide and square root, binary64

Mnemonics: `FDIV`, `FSQRT` (aliases: `FDIVD`, `FSQRTD`)

Syntax

```
FDIV Rs, Rd
FSQRT Rs, Rd
```

Encoding



The chart is the layout `r20-fesc-1`, Floating point (FESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FDIV	010000 (0x10)	00000000 (0x00)
FSQRT	010000 (0x10)	00000001 (0x01)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-fesc-1`, `r20-fesc-2`.

Operation

```
FDIV : Rd ← Rd ÷ Rs
FSQRT: Rd ← sqrt(Rs)
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into FPSR (NX inexact, UF underflow, OF overflow, DZ divide by zero, NV invalid); nothing traps.


Exceptions None.

FDIV and FSQRT are multi-cycle sequencer operations and rarely appear in a two-byte form, so they are in FESC. The alternative spellings FDIVD, FSQRTD are aliases.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

FDIV

FDIV, opcode 010000, three parcels, sub-opcode 00000000 (6 bytes)



FDIV, opcode 010000, two parcels, sub-opcode 00000000 (4 bytes)





```
FDIV Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FDIV	010000 (0x10)	00000000 (0x00)


Operation, flags and exceptions as for the entry FDIV above; 2 layout forms, each a chart of its own (above).

FSQRT

FSQRT, opcode 010000, three parcels, sub-opcode 00000001 (6 bytes)



FSQRT, opcode 010000, two parcels, sub-opcode 00000001 (4 bytes)




```
FSQRT Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FSQRT	010000 (0x10)	00000001 (0x01)

Operation, flags and exceptions as for the entry FDIV above; 2 layout forms, each a chart of its own (above).

FDIVD

An alias of FDIV: the assembler writes it as that word.

FSQRTD

An alias of FSQRT: the assembler writes it as that word.


FSINGLE: Floating arithmetic, binary32

Mnemonics: FADD32, FSUB32, FMUL32, FDIV32, FSQRT32, FCMP32 (aliases: FADDS, FSUBS, FMULS, FDIVS, FSQRTS, FCMPS)

Syntax

```
FADD32 Rs, Rd
FSUB32 Rs, Rd
FMUL32 Rs, Rd
FDIV32 Rs, Rd
FSQRT32 Rs, Rd
FCMP32 Rd, Rs
```

Encoding



The chart is the layout `r20-fesc-1`, Floating point (FESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FADD32	010000 (0x10)	00001000 (0x08)
FSUB32	010000 (0x10)	00001001 (0x09)
FMUL32	010000 (0x10)	00001010 (0x0A)
FDIV32	010000 (0x10)	00001011 (0x0B)
FSQRT32	010000 (0x10)	00001100 (0x0C)
FCMP32	010000 (0x10)	00001101 (0x0D)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-fesc-1`, `r20-fesc-2`.

Operation

```
Rd ← Rd op Rs  (FADD32 FSUB32 FMUL32 FDIV32); Rd ← sqrt(Rs) (FSQRT32)
FCMP32: flags as FCMP, comparing Rd with Rs
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into `FPSR` (`NX` inexact, `UF` underflow, `OF` overflow, `DZ` divide by zero, `NV` invalid); nothing traps. `FCMP32` writes `N Z V C` as `FCMP` does.

Exceptions None.


A `binary32` lives in the low 32 bits of a register, sign-extended to 64 like every 32-bit result. Results are correctly rounded to nearest even. The alternative spellings `FADDS`, `FSUBS`, ... are aliases.

Why it is here. `binary64` has first-class opcodes because on a 64-bit machine it is the common case; `binary32` is in `FESC` with the same operations, held in the low 32 bits of a register and sign-extended like every other 32-bit value (see also the ABI). The naming rule is an `F` in front of the integer mnemonic (`FADD`) and a size suffix for the other formats (`FADD16`); the older spellings (`FADDS` and so on) are aliases.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

FADD32

FADD32, opcode 010000, three parcels, sub-opcode 00001000 (6 bytes)



FADD32, opcode 010000, two parcels, sub-opcode 00001000 (4 bytes)





```
FADD32 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FADD32	010000 (0x10)	00001000 (0x08)


Operation, flags and exceptions as for the entry FSINGLE above; 2 layout forms, each a chart of its own (above).

FSUB32

FSUB32, opcode 010000, three parcels, sub-opcode 00001001 (6 bytes)



FSUB32, opcode 010000, two parcels, sub-opcode 00001001 (4 bytes)





```
FSUB32 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FSUB32	010000 (0x10)	00001001 (0x09)


Operation, flags and exceptions as for the entry FSINGLE above; 2 layout forms, each a chart of its own (above).

FMUL32

FMUL32, opcode 010000, three parcels, sub-opcode 00001010 (6 bytes)



FMUL32, opcode 010000, two parcels, sub-opcode 00001010 (4 bytes)





```
FMUL32 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FMUL32	010000 (0x10)	00001010 (0x0A)


Operation, flags and exceptions as for the entry FSINGLE above; 2 layout forms, each a chart of its own (above).

FDIV32

FDIV32, opcode 010000, three parcels, sub-opcode 00001011 (6 bytes)



FDIV32, opcode 010000, two parcels, sub-opcode 00001011 (4 bytes)





```
FDIV32 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FDIV32	010000 (0x10)	00001011 (0x0B)


Operation, flags and exceptions as for the entry FSINGLE above; 2 layout forms, each a chart of its own (above).

FSQRT32

FSQRT32, opcode 010000, three parcels, sub-opcode 00001100 (6 bytes)



FSQRT32, opcode 010000, two parcels, sub-opcode 00001100 (4 bytes)





```
FSQRT32 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FSQRT32	010000 (0x10)	00001100 (0x0C)


Operation, flags and exceptions as for the entry FSINGLE above; 2 layout forms, each a chart of its own (above).

FCMP32

FCMP32, opcode 010000, three parcels, sub-opcode 00001101 (6 bytes)



FCMP32, opcode 010000, two parcels, sub-opcode 00001101 (4 bytes)




```
FCMP32 Rd, Rs
```

Mnemonic	Opcode	Sub-opcode
FCMP32	010000 (0x10)	00001101 (0x0D)

Operation, flags and exceptions as for the entry FSINGLE above; 2 layout forms, each a chart of its own (above).

FADDS
An alias of FADD32: the assembler writes it as that word.

FSUBS
An alias of FSUB32: the assembler writes it as that word.

FMULS
An alias of FMUL32: the assembler writes it as that word.

FDIVS
An alias of FDIV32: the assembler writes it as that word.

FSQRTS
An alias of FSQRT32: the assembler writes it as that word.

FCMPS
An alias of FCMP32: the assembler writes it as that word.

FMADD: Fused multiply-add, binary64


Mnemonics: FMADD, FMSUB, FNMADD, FNMSUB (aliases: FMADDD, FMSUBD, FNMADDD, FNMSUBD)

Syntax

```
FMADD Rs, Rt, Ru, Rd
FMSUB Rs, Rt, Ru, Rd
```

```
FNMADD Rs, Rt, Ru, Rd
FNMSUB Rs, Rt, Ru, Rd
```

Encoding



The chart is the layout `r20-fesc-1`, Floating point (FESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FMADD	010000 (0x10)	00010000 (0x10)
FMSUB	010000 (0x10)	00010001 (0x11)
FNMADD	010000 (0x10)	00010010 (0x12)
FNMSUB	010000 (0x10)	00010011 (0x13)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-fesc-1`, `r20-fesc-2`.

Operation

```
FMADD : Rd ← Rs×Rt + Ru
FMSUB : Rd ← Rs×Rt - Ru
FNMADD: Rd ← -(Rs×Rt) - Ru
FNMSUB: Rd ← -(Rs×Rt) + Ru          ; each rounded once
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into FPSR (NX inexact, UF underflow, OF overflow, DZ divide by zero, NV invalid); nothing traps.

Exceptions None.


Four register operands are available at `len = 01`. The alternative spellings FMADDD, ... are aliases.

Why it is here. The whole fused multiply-add family is in FESC, because its absence would be the single worst gap in the floating-point set: one rounding instead of two, and the inner step of dot products, polynomial evaluation and every matrix kernel. FESC gives it four register operands. It replaces the VAX POLY, which was the best answer before fused multiply-add.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

FMADD

FMADD, opcode 010000, three parcels, sub-opcode 00010000 (6 bytes)



FMADD, opcode 010000, two parcels, sub-opcode 00010000 (4 bytes)





```
FMADD Rs, Rt, Ru, Rd
```

Mnemonic	Opcode	Sub-opcode
FMADD	010000 (0x10)	00010000 (0x10)


Operation, flags and exceptions as for the entry FMADD above; 2 layout forms, each a chart of its own (above).

FMSUB

FMSUB, opcode 010000, three parcels, sub-opcode 00010001 (6 bytes)



FMSUB, opcode 010000, two parcels, sub-opcode 00010001 (4 bytes)





```
FMSUB Rs, Rt, Ru, Rd
```

Mnemonic	Opcode	Sub-opcode
FMSUB	010000 (0x10)	00010001 (0x11)


Operation, flags and exceptions as for the entry FMADD above; 2 layout forms, each a chart of its own (above).

FNMADD

FNMADD, opcode 010000, three parcels, sub-opcode 00010010 (6 bytes)



FNMADD, opcode 010000, two parcels, sub-opcode 00010010 (4 bytes)





```
FNMADD Rs, Rt, Ru, Rd
```

Mnemonic	Opcode	Sub-opcode
FNMADD	010000 (0x10)	00010010 (0x12)


Operation, flags and exceptions as for the entry FMADD above; 2 layout forms, each a chart of its own (above).

FNMSUB

FNMSUB, opcode 010000, three parcels, sub-opcode 00010011 (6 bytes)



FNMSUB, opcode 010000, two parcels, sub-opcode 00010011 (4 bytes)




```
FNMSUB Rs, Rt, Ru, Rd
```

Mnemonic	Opcode	Sub-opcode
FNMSUB	010000 (0x10)	00010011 (0x13)

Operation, flags and exceptions as for the entry FMADD above; 2 layout forms, each a chart of its own (above).

FMADDD

An alias of FMADD: the assembler writes it as that word.

FMSUBD

An alias of FMSUB: the assembler writes it as that word.

FNMADDD

An alias of FNMADD: the assembler writes it as that word.

FNMSUBD

An alias of FNMSUB: the assembler writes it as that word.


FMADD32: Fused multiply-add, binary32

Mnemonics: FMADD32, FMSUB32, FNMADD32, FNMSUB32 (aliases: FMADDS, FMSUBS, FNMADDS, FNMSUBS)

Syntax

```
FMADD32 Rs, Rt, Ru, Rd
FMSUB32 ...
FNMADD32 ...
FNMSUB32 ...
```

Encoding



The chart is the layout `r20-fesc-1`, Floating point (FESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FMADD32	010000 (0x10)	00011000 (0x18)
FMSUB32	010000 (0x10)	00011001 (0x19)
FNMADD32	010000 (0x10)	00011010 (0x1A)
FNMSUB32	010000 (0x10)	00011011 (0x1B)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-fesc-1`, `r20-fesc-2`.

Operation

```
As FMADD, in binary32, rounded once
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into `FPSR` (`NX` inexact, `UF` underflow, `OF` overflow, `DZ` divide by zero, `NV` invalid); nothing traps.


Exceptions None.

Why it is here. The `binary32` forms of the fused multiply-add family.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

FMADD32

FMADD32, opcode 010000, three parcels, sub-opcode 00011000 (6 bytes)



FMADD32, opcode 010000, two parcels, sub-opcode 00011000 (4 bytes)





```
FMADD32 Rs, Rt, Ru, Rd
```

Mnemonic	Opcode	Sub-opcode
FMADD32	010000 (0x10)	00011000 (0x18)


Operation, flags and exceptions as for the entry FMADD32 above; 2 layout forms, each a chart of its own (above).

FMSUB32

FMSUB32, opcode 010000, three parcels, sub-opcode 00011001 (6 bytes)



FMSUB32, opcode 010000, two parcels, sub-opcode 00011001 (4 bytes)





```
FMSUB32 ...
```

Mnemonic	Opcode	Sub-opcode
FMSUB32	010000 (0x10)	00011001 (0x19)


Operation, flags and exceptions as for the entry FMADD32 above; 2 layout forms, each a chart of its own (above).

FNMADD32

FNMADD32, opcode 010000, three parcels, sub-opcode 00011010 (6 bytes)



FNMADD32, opcode 010000, two parcels, sub-opcode 00011010 (4 bytes)





```
FNMADD32 ...
```

Mnemonic	Opcode	Sub-opcode
FNMADD32	010000 (0x10)	00011010 (0x1A)


Operation, flags and exceptions as for the entry FMADD32 above; 2 layout forms, each a chart of its own (above).

FNMSUB32

FNMSUB32, opcode 010000, three parcels, sub-opcode 00011011 (6 bytes)



FNMSUB32, opcode 010000, two parcels, sub-opcode 00011011 (4 bytes)




```
FNMSUB32 ...
```

Mnemonic	Opcode	Sub-opcode
FNMSUB32	010000 (0x10)	00011011 (0x1B)

Operation, flags and exceptions as for the entry FMADD32 above; 2 layout forms, each a chart of its own (above).

FMADDS
An alias of FMADD32: the assembler writes it as that word.

FMSUBS
An alias of FMSUB32: the assembler writes it as that word.

FNMADDS
An alias of FNMADD32: the assembler writes it as that word.

FNMSUBS
An alias of FNMSUB32: the assembler writes it as that word.


FSIGN: Sign operations on the bits

Mnemonics: FNEG, FABS, FCOPYSIGN

Syntax

```
FNEG Rs, Rd
FABS Rs, Rd
FCOPYSIGN Rs, Rt, Rd
```

Encoding



The chart is the layout r20-fesc-1, Floating point (FESC), two parcels (len = 01): From len = 01. In this group low is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FNEG	010000 (0x10)	00100000 (0x20)
FABS	010000 (0x10)	00100001 (0x21)
FCOPYSIGN	010000 (0x10)	00100010 (0x22)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-fesc-1, r20-fesc-2.

Operation

```
FNEG     : Rd ← Rs with the sign bit flipped
FABS     : Rd ← Rs with the sign bit cleared
FCOPYSIGN: Rd ← magnitude of Rs, sign of Rt
```

Flags None. These operate on the bits, do not canonicalise a NaN and raise no exception flag.


Exceptions None.

Why it is here. Sign and selection operations (negate, absolute value and the like) work on the bits, do not canonicalise a NaN and raise no flag, so they cost almost nothing. The PowerPC 601 floating-point set has the same operations (stated from memory, not checked against a manual). No separate reason is recorded for these three.


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

FNEG

FNEG, opcode 010000, three parcels, sub-opcode 00100000 (6 bytes)



FNEG, opcode 010000, two parcels, sub-opcode 00100000 (4 bytes)





```
FNEG Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FNEG	010000 (0x10)	00100000 (0x20)


Operation, flags and exceptions as for the entry FSIGN above; 2 layout forms, each a chart of its own (above).

FABS

FABS, opcode 010000, three parcels, sub-opcode 00100001 (6 bytes)



FABS, opcode 010000, two parcels, sub-opcode 00100001 (4 bytes)





```
FABS Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FABS	010000 (0x10)	00100001 (0x21)


Operation, flags and exceptions as for the entry FSIGN above; 2 layout forms, each a chart of its own (above).

FCOPYSIGN

FCOPYSIGN, opcode 010000, three parcels, sub-opcode 00100010 (6 bytes)



FCOPYSIGN, opcode 010000, two parcels, sub-opcode 00100010 (4 bytes)




```
FCOPYSIGN Rs, Rt, Rd
```

Mnemonic	Opcode	Sub-opcode
FCOPYSIGN	010000 (0x10)	00100010 (0x22)

Operation, flags and exceptions as for the entry FSIGN above; 2 layout forms, each a chart of its own (above).


FMIN: Floating minimum and maximum, binary64

Mnemonics: `FMIN`, `FMAX` (aliases: `FMIND`, `FMAXD`)

Syntax

```
FMIN Rs, Rt, Rd
FMAX Rs, Rt, Rd
```

Encoding



The chart is the layout `r20-fesc-1`, Floating point (FESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FMIN	010000 (0x10)	00100011 (0x23)
FMAX	010000 (0x10)	00100100 (0x24)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-fesc-1`, `r20-fesc-2`.

Operation

```
if Rs is a NaN then Rd ← Rt ; else if Rt is a NaN then Rd ← Rs ; else Rd ← smaller (FMIN) or larger (FMAX)
if both are NaNs the result is the canonical quiet NaN
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into `FPSR` (`NX` inexact, `UF` underflow, `OF` overflow, `DZ` divide by zero, `NV` invalid); nothing traps.

Exceptions None.


The alternative spellings `FMIND`, `FMAXD` are aliases.

Why it is here. The floating counterparts of the integer `MIN` and `MAX`. A NaN operand loses to a number and two NaNs give the canonical quiet NaN.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

FMIN

FMIN, opcode 010000, three parcels, sub-opcode 00100011 (6 bytes)



FMIN, opcode 010000, two parcels, sub-opcode 00100011 (4 bytes)





```
FMIN Rs, Rt, Rd
```

Mnemonic	Opcode	Sub-opcode
FMIN	010000 (0x10)	00100011 (0x23)


Operation, flags and exceptions as for the entry FMIN above; 2 layout forms, each a chart of its own (above).

FMAX

FMAX, opcode 010000, three parcels, sub-opcode 00100100 (6 bytes)



FMAX, opcode 010000, two parcels, sub-opcode 00100100 (4 bytes)




```
FMAX Rs, Rt, Rd
```

Mnemonic	Opcode	Sub-opcode
FMAX	010000 (0x10)	00100100 (0x24)

Operation, flags and exceptions as for the entry FMIN above; 2 layout forms, each a chart of its own (above).

FMIND

An alias of FMIN: the assembler writes it as that word.

FMAXD

An alias of FMAX: the assembler writes it as that word.


FCLASS: Classify a floating-point value

Mnemonics: FCLASS, FCLASS32, FCLASS16 (aliases: FCLASSD, FCLASSS)

Syntax

```
FCLASS Rs, Rd
FCLASS32 Rs, Rd
FCLASS16 Rs, Rd
```

Encoding



The chart is the layout r20-fesc-1, Floating point (FESC), two parcels (len = 01): From len = 01. In this group low is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FCLASS	010000 (0x10)	00101000 (0x28)
FCLASS32	010000 (0x10)	00101001 (0x29)
FCLASS16	010000 (0x10)	01011100 (0x5C)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-fesc-1, r20-fesc-2.

Operation

```
Rd ← a bit vector with exactly one bit set:
bit 0 -infinity      bit 1 -normal      bit 2 -subnormal   bit 3 -zero
bit 4 +zero          bit 5 +subnormal   bit 6 +normal      bit 7 +infinity
bit 8 signalling NaN bit 9 quiet NaN
```

Flags None.

Exceptions None.


Every libm function begins with this dispatch. The alternative spellings FCLASSD, FCLASSS are aliases.

Why it is here. Every libm function begins with this dispatch: one instruction returns which of ten kinds a value is (signalling or quiet NaN, infinity, normal, subnormal, zero, each signed), where software needs several compares and masks. It is justified by a workload, library mathematics, and not by compiled C, as the tag branches are. Nothing in the corpus emits it, because the compiler does not use it.


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

FCLASS

FCLASS, opcode 010000, three parcels, sub-opcode 00101000 (6 bytes)



FCLASS, opcode 010000, two parcels, sub-opcode 00101000 (4 bytes)





```
FCLASS Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCLASS	010000 (0x10)	00101000 (0x28)


Operation, flags and exceptions as for the entry FCLASS above; 2 layout forms, each a chart of its own (above).

FCLASS32

FCLASS32, opcode 010000, three parcels, sub-opcode 00101001 (6 bytes)



FCLASS32, opcode 010000, two parcels, sub-opcode 00101001 (4 bytes)





```
FCLASS32 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCLASS32	010000 (0x10)	00101001 (0x29)


Operation, flags and exceptions as for the entry FCLASS above; 2 layout forms, each a chart of its own (above).

FCLASS16

FCLASS16, opcode 010000, three parcels, sub-opcode 01011100 (6 bytes)



FCLASS16, opcode 010000, two parcels, sub-opcode 01011100 (4 bytes)




```
FCLASS16 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCLASS16	010000 (0x10)	01011100 (0x5C)

Operation, flags and exceptions as for the entry FCLASS above; 2 layout forms, each a chart of its own (above).

FCLASSD
An alias of FCLASS: the assembler writes it as that word.

FCLASSS
An alias of FCLASS32: the assembler writes it as that word.


FRINT: Round to an integral value, binary64

Mnemonics: FRINT, FRINTZ, FRINTM, FRINTP, FRINTA (aliases: FRINTD, FRINTDZ, FRINTDM, FRINTDP, FRINTDA)

Syntax

```
FRINT Rs, Rd
FRINTZ Rs, Rd
FRINTM Rs, Rd
FRINTP Rs, Rd
FRINTA Rs, Rd
```

Encoding



The chart is the layout r20-fesc-1, Floating point (FESC), two parcels (len = 01): From len = 01. In this group low is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FRINT	010000 (0x10)	00110000 (0x30)
FRINTZ	010000 (0x10)	00110001 (0x31)
FRINTM	010000 (0x10)	00110010 (0x32)
FRINTP	010000 (0x10)	00110011 (0x33)
FRINTA	010000 (0x10)	00110100 (0x34)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-fesc-1, r20-fesc-2.

Operation

```
FRINT : Rd ← Rs rounded to nearest, ties to even
FRINTZ: toward zero         FRINTM: toward -infinity
FRINTP: toward +infinity    FRINTA: to nearest, ties away from zero (C round())
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into FPSR (NX inexact, UF underflow, OF overflow, DZ divide by zero, NV invalid); nothing traps.

Exceptions None.


The rounding mode is in the opcode, never in a mode bit. The alternative spellings FRINTD, FRINTDZ, ... are aliases.

Why it is here. Rounding to an integral value in each direction (nearest even, toward zero, down, up) is in the set, and FRINTA, ties away from zero, serves C's round(), which is common in libm; it is a qualifier of the round operation and so costs no new operation.


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

FRINT

FRINT, opcode 010000, three parcels, sub-opcode 00110000 (6 bytes)



FRINT, opcode 010000, two parcels, sub-opcode 00110000 (4 bytes)





```
FRINT Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FRINT	010000 (0x10)	00110000 (0x30)


Operation, flags and exceptions as for the entry FRINT above; 2 layout forms, each a chart of its own (above).

FRINTZ

FRINTZ, opcode 010000, three parcels, sub-opcode 00110001 (6 bytes)



FRINTZ, opcode 010000, two parcels, sub-opcode 00110001 (4 bytes)





```
FRINTZ Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FRINTZ	010000 (0x10)	00110001 (0x31)


Operation, flags and exceptions as for the entry FRINT above; 2 layout forms, each a chart of its own (above).

FRINTM

FRINTM, opcode 010000, three parcels, sub-opcode 00110010 (6 bytes)



FRINTM, opcode 010000, two parcels, sub-opcode 00110010 (4 bytes)





```
FRINTM Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FRINTM	010000 (0x10)	00110010 (0x32)


Operation, flags and exceptions as for the entry FRINT above; 2 layout forms, each a chart of its own (above).

FRINTP

FRINTP, opcode 010000, three parcels, sub-opcode 00110011 (6 bytes)



FRINTP, opcode 010000, two parcels, sub-opcode 00110011 (4 bytes)





```
FRINTP Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FRINTP	010000 (0x10)	00110011 (0x33)


Operation, flags and exceptions as for the entry FRINT above; 2 layout forms, each a chart of its own (above).

FRINTA

FRINTA, opcode 010000, three parcels, sub-opcode 00110100 (6 bytes)



FRINTA, opcode 010000, two parcels, sub-opcode 00110100 (4 bytes)




```
FRINTA Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FRINTA	010000 (0x10)	00110100 (0x34)

Operation, flags and exceptions as for the entry FRINT above; 2 layout forms, each a chart of its own (above).

FRINTD
An alias of FRINT: the assembler writes it as that word.

FRINTDZ
An alias of FRINTZ: the assembler writes it as that word.

FRINTDM
An alias of FRINTM: the assembler writes it as that word.

FRINTDP
An alias of FRINTP: the assembler writes it as that word.

FRINTDA
An alias of FRINTA: the assembler writes it as that word.


FCVT: Floating conversions

Mnemonics: FCVTDQ, FCVTDQU, FCVTQD, FCVTQUD, FCVTDS, FCVTSD, FCVTSL, FCVTLS

Syntax

```
FCVTDQ Rs, Rd        ; binary64 to signed quad
FCVTDQU Rs, Rd       ; binary64 to unsigned quad
FCVTQD Rs, Rd        ; signed quad to binary64
FCVTQUD Rs, Rd       ; unsigned quad to binary64
FCVTDS Rs, Rd        ; binary64 to binary32
FCVTSD Rs, Rd        ; binary32 to binary64
FCVTSL Rs, Rd        ; binary32 to signed 32-bit integer
FCVTLS Rs, Rd        ; signed 32-bit integer to binary32
```

Encoding



The chart is the layout r20-fesc-1, Floating point (FESC), two parcels (len = 01): From len = 01. In this group low is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FCVTDQ	010000 (0x10)	00111000 (0x38)
FCVTDQU	010000 (0x10)	00111110 (0x3E)
FCVTQD	010000 (0x10)	00111001 (0x39)
FCVTQUD	010000 (0x10)	00111111 (0x3F)
FCVTDS	010000 (0x10)	00111010 (0x3A)
FCVTSD	010000 (0x10)	00111011 (0x3B)
FCVTSL	010000 (0x10)	00111100 (0x3C)
FCVTLS	010000 (0x10)	00111101 (0x3D)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-fesc-1, r20-fesc-2.

Operation

```
float to integer: truncate toward zero, then saturate; a NaN gives the largest value
integer to float: round to nearest even
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into FPSR (NX inexact, UF underflow, OF overflow, DZ divide by zero, NV invalid); nothing traps. A NaN or an out-of-range value raises NV and saturates.

Exceptions None.


Integer results are 64-bit (FCVTDQ, FCVTDQU) or 32-bit sign-extended (FCVTSL). Unsigned conversion of a negative value is invalid and gives 0.

Why it is here. FCVTDQU and FCVTQUD convert unsigned 64-bit integers to and from binary64. C needs both, and without them each takes a branch and several instructions.


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

FCVTDQ

FCVTDQ, opcode 010000, three parcels, sub-opcode 00111000 (6 bytes)



FCVTDQ, opcode 010000, two parcels, sub-opcode 00111000 (4 bytes)





```
FCVTDQ Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTDQ	010000 (0x10)	00111000 (0x38)


Operation, flags and exceptions as for the entry FCVT above; 2 layout forms, each a chart of its own (above).

FCVTDQU

FCVTDQU, opcode 010000, three parcels, sub-opcode 00111110 (6 bytes)



FCVTDQU, opcode 010000, two parcels, sub-opcode 00111110 (4 bytes)





```
FCVTDQU Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTDQU	010000 (0x10)	00111110 (0x3E)


Operation, flags and exceptions as for the entry FCVT above; 2 layout forms, each a chart of its own (above).

FCVTQD

FCVTQD, opcode 010000, three parcels, sub-opcode 00111001 (6 bytes)



FCVTQD, opcode 010000, two parcels, sub-opcode 00111001 (4 bytes)





```
FCVTQD Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTQD	010000 (0x10)	00111001 (0x39)


Operation, flags and exceptions as for the entry FCVT above; 2 layout forms, each a chart of its own (above).

FCVTQUD

FCVTQUD, opcode 010000, three parcels, sub-opcode 00111111 (6 bytes)



FCVTQUD, opcode 010000, two parcels, sub-opcode 00111111 (4 bytes)





```
FCVTQUD Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTQUD	010000 (0x10)	00111111 (0x3F)


Operation, flags and exceptions as for the entry FCVT above; 2 layout forms, each a chart of its own (above).

FCVTDS

FCVTDS, opcode 010000, three parcels, sub-opcode 00111010 (6 bytes)



FCVTDS, opcode 010000, two parcels, sub-opcode 00111010 (4 bytes)





```
FCVTDS Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTDS	010000 (0x10)	00111010 (0x3A)


Operation, flags and exceptions as for the entry FCVT above; 2 layout forms, each a chart of its own (above).

FCVTSD

FCVTSD, opcode 010000, three parcels, sub-opcode 00111011 (6 bytes)



FCVTSD, opcode 010000, two parcels, sub-opcode 00111011 (4 bytes)





```
FCVTSD Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTSD	010000 (0x10)	00111011 (0x3B)


Operation, flags and exceptions as for the entry FCVT above; 2 layout forms, each a chart of its own (above).

FCVTSL

FCVTSL, opcode 010000, three parcels, sub-opcode 00111100 (6 bytes)



FCVTSL, opcode 010000, two parcels, sub-opcode 00111100 (4 bytes)





```
FCVTSL Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTSL	010000 (0x10)	00111100 (0x3C)


Operation, flags and exceptions as for the entry FCVT above; 2 layout forms, each a chart of its own (above).

FCVTLS

FCVTLS, opcode 010000, three parcels, sub-opcode 00111101 (6 bytes)



FCVTLS, opcode 010000, two parcels, sub-opcode 00111101 (4 bytes)





```
FCVTLS Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTLS	010000 (0x10)	00111101 (0x3D)


Operation, flags and exceptions as for the entry FCVT above; 2 layout forms, each a chart of its own (above).

FSFLAGS: Swap the floating-point exception flags

FSFLAGS, opcode 010000, three parcels, sub-opcode 01000000 (6 bytes)



FSFLAGS, opcode 010000, two parcels, sub-opcode 01000000 (4 bytes)




Mnemonics: FSFLAGS

Syntax

```
FSFLAGS Rs, Rd
```

Encoding



The chart is the layout `r20-fesc-1`, Floating point (FESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FSFLAGS	010000 (0x10)	01000000 (0x40)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-fesc-1`, `r20-fesc-2`.

Operation

```
old ← FPSR
FPSR ← Rs[4:0]
Rd ← old
```

Flags None.

Exceptions None.

`FPSR` is the sticky five-bit register (`NX` bit 0, `UF` 1, `OF` 2, `DZ` 3, `NV` 4). C99 `<fenv.h>` is built on this one instruction.

Why it is here. IEEE 754 requires five status flags, and C99 `<fenv.h>` needs software access to them. The architecture has a sticky five-bit `FPSR`, laid out as RISC-V's `fflags`, written by every operation that can raise a flag and never trapping, and one swap instruction to read and write it. It is a record of what happened, not a mode, so the rule against mode bits is untouched.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


FHALF: Floating arithmetic, binary16

Mnemonics: `FADD16`, `FSUB16`, `FMUL16`, `FDIV16`, `FSQRT16`, `FCMP16`, `FMADD16`, `FMSUB16`, `FNMADD16`, `FNMSUB16`

Syntax

```
FADD16 Rs, Rd
FSUB16 Rs, Rd
FMUL16 Rs, Rd
FDIV16 Rs, Rd
FSQRT16 Rs, Rd
FCMP16 Rd, Rs
FMADD16 Rs, Rt, Ru, Rd ...
```

Encoding



The chart is the layout `r20-fesc-1`, Floating point (FESC), two parcels (`len = 01`): From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FADD16	010000 (0x10)	01010000 (0x50)
FSUB16	010000 (0x10)	01010001 (0x51)
FMUL16	010000 (0x10)	01010010 (0x52)
FDIV16	010000 (0x10)	01010011 (0x53)
FSQRT16	010000 (0x10)	01010100 (0x54)
FCMP16	010000 (0x10)	01010101 (0x55)
FMADD16	010000 (0x10)	01011000 (0x58)
FMSUB16	010000 (0x10)	01011001 (0x59)
FNMADD16	010000 (0x10)	01011010 (0x5A)
FNMSUB16	010000 (0x10)	01011011 (0x5B)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-fesc-1`, `r20-fesc-2`.

Operation

```
as the binary32 words, in binary16: Rd ← Rd op Rs ; the fused forms take Rs, Rt, Ru, Rd
a half lives in the low 16 bits of a register, sign-extended to 64
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into `FPSR` (`NX` inexact, `UF` underflow, `OF` overflow, `DZ` divide by zero, `NV` invalid); nothing traps. `FCMP16` writes `N Z V C` as `FCMP`.

Exceptions None.


Results are correctly rounded to nearest even, tininess judged after rounding; a NaN result is the canonical `0x7E00`. Half `FMIN`, `FMAX`, `FRINT*`, bfloat16 and conversions to and from 64-bit integers are open items.

Why it is here. Half precision began as a GPU format (NVIDIA's `half`, 2002), spread to machine learning and image formats, and is in CPUs (x86 `F16C` and AVX-512 FP16, ARMv8.2, RISC-V `Zfh` and `Zfhmin`); this account is from memory and not checked against a manual. Two levels are possible: conversions only (about 500 to 1,000 lookup tables, no new operation by the folding rule) and full arithmetic (about 2,000 to 3,500 tables; estimates), and the existing double datapath can compute half correctly rounded. The architecture has both conversions and arithmetic. The leftovers (half `FMIN`, `FRINT*`, bfloat16, 64-bit integer conversions) are open items. 16-bit *integer* arithmetic is not provided: the ALU has one width (9.2.9).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

FADD16

FADD16, opcode 010000, three parcels, sub-opcode 01010000 (6 bytes)



FADD16, opcode 010000, two parcels, sub-opcode 01010000 (4 bytes)





```
FADD16 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FADD16	010000 (0x10)	01010000 (0x50)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FSUB16

FSUB16, opcode 010000, three parcels, sub-opcode 01010001 (6 bytes)



FSUB16, opcode 010000, two parcels, sub-opcode 01010001 (4 bytes)





```
FSUB16 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FSUB16	010000 (0x10)	01010001 (0x51)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FMUL16

FMUL16, opcode 010000, three parcels, sub-opcode 01010010 (6 bytes)



FMUL16, opcode 010000, two parcels, sub-opcode 01010010 (4 bytes)





```
FMUL16 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FMUL16	010000 (0x10)	01010010 (0x52)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FDIV16

FDIV16, opcode 010000, three parcels, sub-opcode 01010011 (6 bytes)



FDIV16, opcode 010000, two parcels, sub-opcode 01010011 (4 bytes)





```
FDIV16 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FDIV16	010000 (0x10)	01010011 (0x53)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FSQRT16

FSQRT16, opcode 010000, three parcels, sub-opcode 01010100 (6 bytes)



FSQRT16, opcode 010000, two parcels, sub-opcode 01010100 (4 bytes)





```
FSQRT16 Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FSQRT16	010000 (0x10)	01010100 (0x54)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FCMP16

FCMP16, opcode 010000, three parcels, sub-opcode 01010101 (6 bytes)



FCMP16, opcode 010000, two parcels, sub-opcode 01010101 (4 bytes)





```
FCMP16 Rd, Rs
```

Mnemonic	Opcode	Sub-opcode
FCMP16	010000 (0x10)	01010101 (0x55)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FMADD16

FMADD16, opcode 010000, three parcels, sub-opcode 01011000 (6 bytes)



FMADD16, opcode 010000, two parcels, sub-opcode 01011000 (4 bytes)





```
FMADD16 Rs, Rt, Ru, Rd ...
```

Mnemonic	Opcode	Sub-opcode
FMADD16	010000 (0x10)	01011000 (0x58)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FMSUB16

FMSUB16, opcode 010000, three parcels, sub-opcode 01011001 (6 bytes)



FMSUB16, opcode 010000, two parcels, sub-opcode 01011001 (4 bytes)




Mnemonic	Opcode	Sub-opcode
FMSUB16	010000 (0x10)	01011001 (0x59)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FNMADD16

FNMADD16, opcode 010000, three parcels, sub-opcode 01011010 (6 bytes)



FNMADD16, opcode 010000, two parcels, sub-opcode 01011010 (4 bytes)




Mnemonic	Opcode	Sub-opcode
FNMADD16	010000 (0x10)	01011010 (0x5A)


Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).

FNMSUB16

FNMSUB16, opcode 010000, three parcels, sub-opcode 01011011 (6 bytes)



FNMSUB16, opcode 010000, two parcels, sub-opcode 01011011 (4 bytes)



Mnemonic	Opcode	Sub-opcode
FNMSUB16	010000 (0x10)	01011011 (0x5B)

Operation, flags and exceptions as for the entry FHALF above; 2 layout forms, each a chart of its own (above).


FCVTH: Conversions to and from binary16

Mnemonics: FCVTSH, FCVTHS, FCVTDH, FCVTHD, FCVTHL, FCVTLH

Syntax

```
FCVTSH Rs, Rd        ; binary32 to half
FCVTHS Rs, Rd        ; half to binary32
FCVTDH Rs, Rd        ; binary64 to half
FCVTHD Rs, Rd        ; half to binary64
FCVTHL Rs, Rd        ; half to signed 32-bit integer, toward zero
FCVTLH Rs, Rd        ; signed 32-bit integer to half
```

Encoding



The chart is the layout r20-fesc-1, Floating point (FESC), two parcels (len = 01): From len = 01. In this group low is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FCVTSH	010000 (0x10)	01100000 (0x60)
FCVTHS	010000 (0x10)	01100001 (0x61)
FCVTDH	010000 (0x10)	01100010 (0x62)
FCVTHD	010000 (0x10)	01100011 (0x63)
FCVTHL	010000 (0x10)	01100100 (0x64)
FCVTLH	010000 (0x10)	01100101 (0x65)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-fesc-1, r20-fesc-2.

Operation

```
narrowing: round to nearest even ; widening: exact
FCVTHL of a NaN or an infinity is invalid and saturates; truncating a fraction is inexact
```

Flags No integer flag is written. The IEEE exception flags raised are ORed into FPSR (NX inexact, UF underflow, OF overflow, DZ divide by zero, NV invalid); nothing traps.


Exceptions None.

Why it is here. The conversion half of the binary16 support (see FHALF). The conversions are the part machine-learning code needs most, because a half is normally loaded and stored with MOVW, converted, computed in single or double, and converted back.


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

FCVTSH

FCVTSH, opcode 010000, three parcels, sub-opcode 01100000 (6 bytes)



FCVTSH, opcode 010000, two parcels, sub-opcode 01100000 (4 bytes)





```
FCVTSH Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTSH	010000 (0x10)	01100000 (0x60)


Operation, flags and exceptions as for the entry FCVTH above; 2 layout forms, each a chart of its own (above).

FCVTHS

FCVTHS, opcode 010000, three parcels, sub-opcode 01100001 (6 bytes)



FCVTHS, opcode 010000, two parcels, sub-opcode 01100001 (4 bytes)





```
FCVTHS Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTHS	010000 (0x10)	01100001 (0x61)


Operation, flags and exceptions as for the entry FCVTH above; 2 layout forms, each a chart of its own (above).

FCVTDH

FCVTDH, opcode 010000, three parcels, sub-opcode 01100010 (6 bytes)



FCVTDH, opcode 010000, two parcels, sub-opcode 01100010 (4 bytes)





```
FCVTDH Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTDH	010000 (0x10)	01100010 (0x62)


Operation, flags and exceptions as for the entry FCVTH above; 2 layout forms, each a chart of its own (above).

FCVTHD

FCVTHD, opcode 010000, three parcels, sub-opcode 01100011 (6 bytes)



FCVTHD, opcode 010000, two parcels, sub-opcode 01100011 (4 bytes)





```
FCVTHD Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTHD	010000 (0x10)	01100011 (0x63)


Operation, flags and exceptions as for the entry FCVTH above; 2 layout forms, each a chart of its own (above).

FCVTHL

FCVTHL, opcode 010000, three parcels, sub-opcode 01100100 (6 bytes)



FCVTHL, opcode 010000, two parcels, sub-opcode 01100100 (4 bytes)





```
FCVTHL Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTHL	010000 (0x10)	01100100 (0x64)


Operation, flags and exceptions as for the entry FCVTH above; 2 layout forms, each a chart of its own (above).

FCVTLH

FCVTLH, opcode 010000, three parcels, sub-opcode 01100101 (6 bytes)



FCVTLH, opcode 010000, two parcels, sub-opcode 01100101 (4 bytes)




```
FCVTLH Rs, Rd
```

Mnemonic	Opcode	Sub-opcode
FCVTLH	010000 (0x10)	01100101 (0x65)

Operation, flags and exceptions as for the entry FCVTH above; 2 layout forms, each a chart of its own (above).

9.13 Atomics and ordering

Cf. chapter 7, section 7.12 (the atomic and ordering instructions), section 7.3 (the atomics in detail) and section 7.2 (the memory model).

9.13.1 The atomic escape ATOM (opcode 010001 (0x11)) holds CAS, SWAP, XADD, XAND, XOR_, XXOR, XMAX, XMIN, XMAXU and XMINU, each with a _DB variant that adds a barrier, and LL and SC; FENCE, WFE, SEV, ISYNC and HINT are in SYS. Their semantics, ordering rules and the reservation monitor are in chapter 7. *(opcode 010001 (0x11))*

9.13.2 CAS operates on 4 or 8 bytes; an 8-byte compare-and-swap may span two adjacent 4-byte fields, because the usual lock-and-count fast path of an operating system is exactly that (an 8-byte whole over two 4-byte members). *(D)* The encoding of the CAS size is unspecified. *(S)*

Commentary. The official entry of each instruction is below, in this section; chapter 7 gives the reasons, the memory model and the use. **Impact.** *Kernel:* the entries below are all a kernel needs to write its locks; chapter 7 explains how they compose. *Compiler:* a lock acquire is one _DB instruction. *Hardware:* a reservation monitor beside the data cache.


CAS: Compare and swap

Mnemonics: CAS, CASDB

Syntax

```
CAS expected, new, (address)       ; operand placement and size encoding unspecified; size is 4 or 8 bytes
CASDB ...                           ; with a full barrier
```

Encoding



The chart is the layout `r20-atom-1`, Atomics (ATOM), two parcels (`len = 01`): From `len = 01`. The placement of the operands is not specified.

Mnemonic	Opcode	Sub-opcode
CAS	010001 (0x11)	00000000 (0x00)
CASDB	010001 (0x11)	00000001 (0x01)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-atom-1`, `r20-atom-2`.

Operation

```
old ← M[address]                          ; 4 or 8 bytes, naturally aligned
if old = expected then M[address] ← new
result ← old          ; the program compares result with expected to learn whether the swap happened
```

Flags Not specified beyond “none for the read-modify-write forms”; `SC` reports success in its result register.

Exceptions Page fault, protection fault, alignment fault (the address must be naturally aligned) or bus error. The access is atomic with respect to every initiator, cores and devices alike.

The sub-opcodes and the semantics of this group are specified; the placement of the operands of each form is unspecified, and the forms below name the roles.


Why it is here. The barrier-fused variants are taken from LoongArch’s pragmatism: a lock acquire is one instruction rather than an atomic followed by a `FENCE`, and that pair is in every critical section of the system. With the other multiprocessor operations the atomics make the seventeen-operation SMP umbrella (7.1). They are defined on a reservation monitor and not on a bus lock (2.5).

Cf. 7.12 (the atomic instructions), 7.3 (the atomics in detail: the reservation monitor), 7.2 (the memory model).


Status specified; **not yet implemented** in the reference executor.

CAS

CAS, opcode 010001, three parcels, sub-opcode 00000000 (6 bytes)



CAS, opcode 010001, two parcels, sub-opcode 00000000 (4 bytes)





```
CAS expected, new, (address)
```

Mnemonic	Opcode	Sub-opcode
CAS	010001 (0x11)	00000000 (0x00)


Operation, flags and exceptions as for the entry CAS above; 2 layout forms, each a chart of its own (above).

CASDB

CASDB, opcode 010001, three parcels, sub-opcode 00000001 (6 bytes)



CASDB, opcode 010001, two parcels, sub-opcode 00000001 (4 bytes)




```
CASDB ...
```

Mnemonic	Opcode	Sub-opcode
CASDB	010001 (0x11)	00000001 (0x01)

Operation, flags and exceptions as for the entry CAS above; 2 layout forms, each a chart of its own (above).


SWAP: Atomic exchange

Mnemonics: SWAP, SWAPDB

Syntax

```
SWAP value, (address)
SWAPDB ...
```

Encoding



The chart is the layout r20-atom-1, Atomics (ATOM), two parcels (len = 01): From len = 01. The placement of the operands is not specified.

Mnemonic	Opcode	Sub-opcode
SWAP	010001 (0x11)	00000010 (0x02)
SWAPDB	010001 (0x11)	00000011 (0x03)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-atom-1, r20-atom-2.

Operation

```
old ← M[address] ; M[address] ← value ; result ← old
```

Flags Not specified beyond "none for the read-modify-write forms"; SC reports success in its result register.

Exceptions Page fault, protection fault, alignment fault (the address must be naturally aligned) or bus error. The access is atomic with respect to every initiator, cores and devices alike.

The sub-opcodes and the semantics of this group are specified; the placement of the operands of each form is unspecified, and the forms below name the roles.


Why it is here. One of the read-modify-write atomics of the ATOM group (see CAS). No separate reason is recorded for it.

Cf. 7.12 (the atomic instructions), 7.3 (the atomics in detail: the reservation monitor), 7.2 (the memory model).


Status specified; **not yet implemented** in the reference executor.

SWAP

SWAP, opcode 010001, three parcels, sub-opcode 00000010 (6 bytes)



SWAP, opcode 010001, two parcels, sub-opcode 00000010 (4 bytes)





```
SWAP value, (address)
```

Mnemonic	Opcode	Sub-opcode
SWAP	010001 (0x11)	00000010 (0x02)


Operation, flags and exceptions as for the entry SWAP above; 2 layout forms, each a chart of its own (above).

SWAPDB

SWAPDB, opcode 010001, three parcels, sub-opcode 00000011 (6 bytes)



SWAPDB, opcode 010001, two parcels, sub-opcode 00000011 (4 bytes)




```
SWAPDB ...
```

Mnemonic	Opcode	Sub-opcode
SWAPDB	010001 (0x11)	00000011 (0x03)

Operation, flags and exceptions as for the entry SWAP above; 2 layout forms, each a chart of its own (above).


XADD: Atomic fetch and add

Mnemonics: XADD, XADDDB

Syntax

```
XADD value, (address)
XADDDB ...
```

Encoding



The chart is the layout r20-atom-1, Atomics (ATOM), two parcels (len = 01): From len = 01. The placement of the operands is not specified.

Mnemonic	Opcode	Sub-opcode
XADD	010001 (0x11)	00000100 (0x04)
XADDDB	010001 (0x11)	00000101 (0x05)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-atom-1, r20-atom-2.

Operation

```
old ← M[address] ; M[address] ← old + value ; result ← old
```

Flags Not specified beyond "none for the read-modify-write forms"; SC reports success in its result register.

Exceptions Page fault, protection fault, alignment fault (the address must be naturally aligned) or bus error. The access is atomic with respect to every initiator, cores and devices alike.

The sub-opcodes and the semantics of this group are specified; the placement of the operands of each form is unspecified, and the forms below name the roles.


Why it is here. One of the fetch-and-operate atomics of ATOM (see CAS), in the place of the PDP-11's read-modify-write instructions, which were indivisible on the Unibus through the DATIP/DATO pair (7.1).

Cf. 7.12 (the atomic instructions), 7.3 (the atomics in detail: the reservation monitor), 7.2 (the memory model).


Status specified; **not yet implemented** in the reference executor.

XADD

XADD, opcode 010001, three parcels, sub-opcode 00000100 (6 bytes)



XADD, opcode 010001, two parcels, sub-opcode 00000100 (4 bytes)





```
XADD value, (address)
```

Mnemonic	Opcode	Sub-opcode
XADD	010001 (0x11)	00000100 (0x04)


Operation, flags and exceptions as for the entry XADD above; 2 layout forms, each a chart of its own (above).

XADDDB

XADDDB, opcode 010001, three parcels, sub-opcode 00000101 (6 bytes)



XADDDB, opcode 010001, two parcels, sub-opcode 00000101 (4 bytes)




```
XADDDB ...
```

Mnemonic	Opcode	Sub-opcode
XADDDB	010001 (0x11)	00000101 (0x05)

Operation, flags and exceptions as for the entry XADD above; 2 layout forms, each a chart of its own (above).


XAND: Atomic fetch and and, or, xor

Mnemonics: XAND, XANDDB, XOR, XOR_DB, XXOR, XXORDB

Syntax

```
XAND value, (address)
XOR_ value, (address)        ; the trailing underscore keeps the mnemonic distinct from XOR
XXOR value, (address)
each with a DB form
```

Encoding



The chart is the layout r20-atom-1, Atomics (ATOM), two parcels (len = 01): From len = 01. The placement of the operands is not specified.

Mnemonic	Opcode	Sub-opcode
XAND	010001 (0x11)	00000110 (0x06)
XANDDB	010001 (0x11)	00000111 (0x07)
XOR_	010001 (0x11)	00001000 (0x08)
XOR_DB	010001 (0x11)	00001001 (0x09)
XXOR	010001 (0x11)	00001010 (0x0A)
XXORDB	010001 (0x11)	00001011 (0x0B)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-atom-1, r20-atom-2.

Operation

```
old ← M[address]
XAND: M[address] ← old AND value
XOR_: M[address] ← old OR value
XXOR: M[address] ← old XOR value
result ← old
```

Flags Not specified beyond "none for the read-modify-write forms"; SC reports success in its result register.

Exceptions Page fault, protection fault, alignment fault (the address must be naturally aligned) or bus error. The access is atomic with respect to every initiator, cores and devices alike.

The sub-opcodes and the semantics of this group are specified; the placement of the operands of each form is unspecified, and the forms below name the roles.


Why it is here. The fetch-and-and, or and xor atomics of ATOM (see CAS). No separate reason is recorded for them.

Cf. 7.12 (the atomic instructions), 7.3 (the atomics in detail: the reservation monitor), 7.2 (the memory model).


Status specified; **not yet implemented** in the reference executor.

XAND

XAND, opcode 010001, three parcels, sub-opcode 00000110 (6 bytes)



XAND, opcode 010001, two parcels, sub-opcode 00000110 (4 bytes)





```
XAND value, (address)
```

Mnemonic	Opcode	Sub-opcode
XAND	010001 (0x11)	00000110 (0x06)


Operation, flags and exceptions as for the entry XAND above; 2 layout forms, each a chart of its own (above).

XANDDB

XANDDB, opcode 010001, three parcels, sub-opcode 00000111 (6 bytes)



XANDDB, opcode 010001, two parcels, sub-opcode 00000111 (4 bytes)




Mnemonic	Opcode	Sub-opcode
XANDDB	010001 (0x11)	00000111 (0x07)


Operation, flags and exceptions as for the entry XAND above; 2 layout forms, each a chart of its own (above).

XOR_

XOR_, opcode 010001, three parcels, sub-opcode 00001000 (6 bytes)



XOR_, opcode 010001, two parcels, sub-opcode 00001000 (4 bytes)





```
XOR_ value, (address)
```

Mnemonic	Opcode	Sub-opcode
XOR_	010001 (0x11)	00001000 (0x08)


Operation, flags and exceptions as for the entry XAND above; 2 layout forms, each a chart of its own (above).

XOR_DB

XOR_DB, opcode 010001, three parcels, sub-opcode 00001001 (6 bytes)



XOR_DB, opcode 010001, two parcels, sub-opcode 00001001 (4 bytes)




Mnemonic	Opcode	Sub-opcode
XOR_DB	010001 (0x11)	00001001 (0x09)


Operation, flags and exceptions as for the entry XAND above; 2 layout forms, each a chart of its own (above).

XXOR

XXOR, opcode 010001, three parcels, sub-opcode 00001010 (6 bytes)



XXOR, opcode 010001, two parcels, sub-opcode 00001010 (4 bytes)





```
XXOR value, (address)
```

Mnemonic	Opcode	Sub-opcode
XXOR	010001 (0x11)	00001010 (0x0A)


Operation, flags and exceptions as for the entry XAND above; 2 layout forms, each a chart of its own (above).

XXORDB

XXORDB, opcode 010001, three parcels, sub-opcode 00001011 (6 bytes)



XXORDB, opcode 010001, two parcels, sub-opcode 00001011 (4 bytes)



Mnemonic	Opcode	Sub-opcode
XXORDB	010001 (0x11)	00001011 (0x0B)

Operation, flags and exceptions as for the entry XAND above; 2 layout forms, each a chart of its own (above).


XMAX: Atomic fetch and minimum or maximum

Mnemonics: XMAX, XMAXDB, XMIN, XMINDB, XMAXU, XMAXUDB, XMINU, XMINUDB

Syntax

```
XMAX value, (address)
XMIN ..., XMAXU ..., XMINU ...
each with a DB form
```

Encoding



The chart is the layout r20-atom-1, Atomics (ATOM), two parcels (len = 01): From len = 01. The placement of the operands is not specified.

Mnemonic	Opcode	Sub-opcode
XMAX	010001 (0x11)	00001100 (0x0C)
XMAXDB	010001 (0x11)	00001101 (0x0D)
XMIN	010001 (0x11)	00001110 (0x0E)
XMINDB	010001 (0x11)	00001111 (0x0F)
XMAXU	010001 (0x11)	00010000 (0x10)
XMAXUDB	010001 (0x11)	00010001 (0x11)

Mnemonic	Opcode	Sub-opcode
XMINU	010001 (0x11)	00010010 (0x12)
XMINUDB	010001 (0x11)	00010011 (0x13)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-atom-1, r20-atom-2.

Operation

```
old ← M[address] ; M[address] ← max(old, value) (XMAX, XMAXU) or min (XMIN, XMINU) ; result ← old
signed for XMAX and XMIN, unsigned for the U forms
```

Flags Not specified beyond "none for the read-modify-write forms"; sc reports success in its result register.

Exceptions Page fault, protection fault, alignment fault (the address must be naturally aligned) or bus error. The access is atomic with respect to every initiator, cores and devices alike.

The sub-opcodes and the semantics of this group are specified; the placement of the operands of each form is unspecified, and the forms below name the roles.


Why it is here. The fetch-and-minimum and maximum atomics, borrowed from LoongArch's richer atomic set: each is a couple of hundred lookup tables and saves a compare-and-swap retry loop.

Cf. 7.12 (the atomic instructions), 7.3 (the atomics in detail: the reservation monitor), 7.2 (the memory model).


Status specified; **not yet implemented** in the reference executor.

XMAX

XMAX, opcode 010001, three parcels, sub-opcode 00001100 (6 bytes)



XMAX, opcode 010001, two parcels, sub-opcode 00001100 (4 bytes)





```
XMAX value, (address)
```

Mnemonic	Opcode	Sub-opcode
XMAX	010001 (0x11)	00001100 (0x0C)


Operation, flags and exceptions as for the entry XMAX above; 2 layout forms, each a chart of its own (above).

XMAXDB

XMAXDB, opcode 010001, three parcels, sub-opcode 00001101 (6 bytes)



XMAXDB, opcode 010001, two parcels, sub-opcode 00001101 (4 bytes)




Mnemonic	Opcode	Sub-opcode
XMAXDB	010001 (0x11)	00001101 (0x0D)


Operation, flags and exceptions as for the entry XMAX above; 2 layout forms, each a chart of its own (above).

XMIN

XMIN, opcode 010001, three parcels, sub-opcode 00001110 (6 bytes)



XMIN, opcode 010001, two parcels, sub-opcode 00001110 (4 bytes)





```
XMIN ..., XMAXU ..., XMINU ...
```

Mnemonic	Opcode	Sub-opcode
XMIN	010001 (0x11)	00001110 (0x0E)


Operation, flags and exceptions as for the entry XMAX above; 2 layout forms, each a chart of its own (above).

XMINDB

XMINDB, opcode 010001, three parcels, sub-opcode 00001111 (6 bytes)



XMINDB, opcode 010001, two parcels, sub-opcode 00001111 (4 bytes)




Mnemonic	Opcode	Sub-opcode
XMINDB	010001 (0x11)	00001111 (0x0F)


Operation, flags and exceptions as for the entry XMAX above; 2 layout forms, each a chart of its own (above).

XMAXU

XMAXU, opcode 010001, three parcels, sub-opcode 00010000 (6 bytes)



XMAXU, opcode 010001, two parcels, sub-opcode 00010000 (4 bytes)




Mnemonic	Opcode	Sub-opcode
XMAXU	010001 (0x11)	00010000 (0x10)


Operation, flags and exceptions as for the entry XMAX above; 2 layout forms, each a chart of its own (above).

XMAXUDB

XMAXUDB, opcode 010001, three parcels, sub-opcode 00010001 (6 bytes)



XMAXUDB, opcode 010001, two parcels, sub-opcode 00010001 (4 bytes)




Mnemonic	Opcode	Sub-opcode
XMAXUDB	010001 (0x11)	00010001 (0x11)


Operation, flags and exceptions as for the entry XMAX above; 2 layout forms, each a chart of its own (above).

XMINU

XMINU, opcode 010001, three parcels, sub-opcode 00010010 (6 bytes)



XMINU, opcode 010001, two parcels, sub-opcode 00010010 (4 bytes)




Mnemonic	Opcode	Sub-opcode
XMINU	010001 (0x11)	00010010 (0x12)


Operation, flags and exceptions as for the entry XMAX above; 2 layout forms, each a chart of its own (above).

XMINUDB

XMINUDB, opcode 010001, three parcels, sub-opcode 00010011 (6 bytes)



XMINUDB, opcode 010001, two parcels, sub-opcode 00010011 (4 bytes)



Mnemonic	Opcode	Sub-opcode
XMINUDB	010001 (0x11)	00010011 (0x13)

Operation, flags and exceptions as for the entry XMAX above; 2 layout forms, each a chart of its own (above).


LLSC: Load-linked and store-conditional

Mnemonics: LL, SC

Syntax

```
LL (address), Rd
SC value, (address), result
```

Encoding



The chart is the layout r20-atom-1, Atomics (ATOM), two parcels (len = 01): From len = 01. The placement of the operands is not specified.

Mnemonic	Opcode	Sub-opcode
LL	010001 (0x11)	00100000 (0x20)
SC	010001 (0x11)	00100001 (0x21)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-atom-1, r20-atom-2.

Operation

```
LL: Rd ← M[address] ; take a reservation on the granule containing address
SC: if the reservation is intact then M[address] ← value ; result ← 0 (success)
    else nothing is written ; result ← 1 (failure)
a write to the granule by any initiator, core or device, clears the reservation
```

Flags Not specified beyond "none for the read-modify-write forms"; SC reports success in its result register.

Exceptions Page fault, protection fault, alignment fault (the address must be naturally aligned) or bus error. The access is atomic with respect to every initiator, cores and devices alike.

A short LL/SC sequence must eventually succeed if no other initiator keeps writing the granule (the RISC-V guarantee for constrained sequences). The sub-opcodes and the semantics of this group are specified; the placement of the operands of each form is unspecified, and the forms below name the roles. The result convention shown for SC is the usual one and is unspecified.


Why it is here. Load-linked and store-conditional, with the reservation a monitor, because a monitor maps onto the exclusive access of AXI and of FPGA and modern memory systems, where the Unibus's locked read-modify-write (DATIP/DATO) does not scale as cores multiply. A short sequence must eventually succeed if no other initiator keeps writing the granule, the RISC-V rule.

Cf. 7.12 (the atomic instructions), 7.3 (the atomics in detail: the reservation monitor), 7.2 (the memory model).


Status specified; **not yet implemented** in the reference executor.

LL

LL, opcode 010001, three parcels, sub-opcode 00100000 (6 bytes)



LL, opcode 010001, two parcels, sub-opcode 00100000 (4 bytes)





```
LL (address), Rd
```

Mnemonic	Opcode	Sub-opcode
LL	010001 (0x11)	00100000 (0x20)


Operation, flags and exceptions as for the entry LLSC above; 2 layout forms, each a chart of its own (above).

SC

SC, opcode 010001, three parcels, sub-opcode 00100001 (6 bytes)



SC, opcode 010001, two parcels, sub-opcode 00100001 (4 bytes)




```
SC value, (address), result
```

Mnemonic	Opcode	Sub-opcode
SC	010001 (0x11)	00100001 (0x21)

Operation, flags and exceptions as for the entry LLSC above; 2 layout forms, each a chart of its own (above).

9.14 System instructions, exceptions and interrupts

Cf. chapter 6, section 6.7 (system instructions, exceptions and interrupts), section 6.2 (exceptions and interrupts) and section 6.3 (system registers).

9.14.1 The system escape SYS (opcode 010100 (0x14)) holds the privileged and system instructions: TRAP, TRAPL, RTI, RTT, RET, HALT, BPT, MTPS, MFPS, SPL, MFSR, MTSR, MTDP, MFDP, MFCPUID, PROBER, PROBEW, PUSHX, POPX, and the translation and cache maintenance instructions (TLBI, TLBIA, TLBSYNC, MTASID, MFASID, ICINV, ICINVA). The user-memory guard instructions STUA and CLUA are described with them. *(opcode 010100 (0x14))*

Commentary. The official entry of each instruction is below, in this section; the kernel chapter gives the modes, the entry sequence, the system registers and the reasons. **Impact.** *Kernel:* the entries below are the complete list of what the kernel may execute that user code may not, and of what both may; chapter 6 explains how they are used. *Compiler:* none, apart from TRAP in system-call stubs. *Hardware:* a class decode and one privilege check.


NOP: No operation and landing pad

Mnemonics: NOP, LPAD

Syntax

```
NOP
LPAD
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
NOP	010100 (0x14)	0000 (0x0)	0000 (0x0)
LPAD	010100 (0x14)	0000 (0x0)	1001 (0x9)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.

Operation

```
nothing
```

Flags None written.

Exceptions None.

`LPAD` marks a legal target of an indirect jump or call; no instruction enforces it in ABI version 1.


Why it is here. `NOP` is common and has no story; `LPAD` is the landing pad. Landing pads mark the legal targets of indirect jumps and calls so that jump-oriented attacks can be stopped at the transfer, as Intel's indirect-branch tracking and ARM's branch target identification do and OpenBSD enforces. ABI version 1 leaves them off (an open item of the instruction set, 9.21), and the assembler provides `.lpad`; the kernel pain-points and mitigations reports record why deciding later is more expensive (appendix A, section A.1).

Cf. Appendix A, section A.1 (landing pads).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

NOP


NOP, opcode 010100, three parcels (6 bytes)



NOP, opcode 010100, two parcels (4 bytes)



NOP, opcode 010100, one parcel (2 bytes)





```
NOP
```

Mnemonic	Opcode	reg	low
NOP	010100 (0x14)	0000 (0x0)	0000 (0x0)


Operation, flags and exceptions as for the entry NOP above; 3 layout forms, each a chart of its own (above).

LPAD

LPAD, opcode 010100, three parcels (6 bytes)



LPAD, opcode 010100, two parcels (4 bytes)



LPAD, opcode 010100, one parcel (2 bytes)




```
LPAD
```

Mnemonic	Opcode	reg	low
LPAD	010100 (0x14)	0000 (0x0)	1001 (0x9)

Operation, flags and exceptions as for the entry NOP above; 3 layout forms, each a chart of its own (above).


RTI: Return from interrupt or exception

Mnemonics: `RTI`, `RTT`

Syntax

```
RTI
RTT
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
RTI	010100 (0x14)	0000 (0x0)	0001 (0x1)
RTT	010100 (0x14)	0000 (0x0)	0010 (0x2)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.

Operation

```
PC ← EPC ; PSW ← EPSW           ; a PSW with the reserved mode 2 in either mode field aborts
RTT: and then set the trace bit T after the return
```

Flags Replaced by `EPSW`, including the flags.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector.

`RTT` sets the trace bit *after* the return rather than before, which is what lets a debugger single-step out of its own trap handler.


Why it is here. `RTT` looks redundant against `RTI`, and stays: it sets the trace bit *after* the return rather than before, which is what lets a debugger single-step out of its own trap handler.

Cf. 6.2 (exceptions and interrupts), 6.7.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

RTI


RTI, opcode 010100, three parcels (6 bytes)



RTI, opcode 010100, two parcels (4 bytes)



RTI, opcode 010100, one parcel (2 bytes)





```
RTI
```

Mnemonic	Opcode	reg	low
RTI	010100 (0x14)	0000 (0x0)	0001 (0x1)


Operation, flags and exceptions as for the entry RTI above; 3 layout forms, each a chart of its own (above).

RTT


RTT, opcode 010100, three parcels (6 bytes)



RTT, opcode 010100, two parcels (4 bytes)



RTT, opcode 010100, one parcel (2 bytes)




RTT

Mnemonic	Opcode	reg	low
RTT	010100 (0x14)	0000 (0x0)	0010 (0x2)


Operation, flags and exceptions as for the entry RTI above; 3 layout forms, each a chart of its own (above).

RET: Return from subroutine


RET, opcode 010100, three parcels (6 bytes)



RET, opcode 010100, two parcels (4 bytes)



RET, opcode 010100, one parcel (2 bytes)




Mnemonics: `RET`

Syntax

```
RET
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	`reg`	`low`
`RET`	`010100 (0x14)`	`0000 (0x0)`	`0011 (0x3)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.

Operation

```
PC ← M[SP] ; SP ← SP + 8
```

Flags None written.


Exceptions Memory operand: page fault, protection fault, alignment fault or bus error (a read of non-existent memory is a precise abort with cause `BUSFAULT`). Every such fault is precise and the instruction restarts after it, because the register update of an auto-increment or auto-decrement mode is held until the instruction retires.

Not privileged, though it is in the system escape: it is the two-byte partner of `CALL`.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

HALT: Halt the processor


HALT, opcode 010100, three parcels (6 bytes)



HALT, opcode 010100, two parcels (4 bytes)



HALT, opcode 010100, one parcel (2 bytes)



Mnemonics: `HALT`

Syntax

```
HALT
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
HALT	010100 (0x14)	0000 (0x0)	0100 (0x4)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.


Operation

```
stop the processor
```


Flags None written.
Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector.
Cf. 6.6.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

BPT: Breakpoint


BPT, opcode 010100, three parcels (6 bytes)



BPT, opcode 010100, two parcels (4 bytes)



BPT, opcode 010100, one parcel (2 bytes)




Mnemonics: `BPT`

Syntax

```
BPT
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
BPT	010100 (0x14)	0000 (0x0)	0101 (0x5)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.

Operation

```
take the breakpoint vector with EPC = the address of the next instruction
```

Flags None written.

Exceptions Enters the kernel by the BPT vector.

A trap like any other, but kept as its own two-byte instruction because a debugger patches it over an existing instruction, so it must be the shortest instruction the machine has.


Why it is here. BPT is a trap vector, but a debugger patches it over an existing instruction, so it must be the shortest instruction the machine has; that is why it is kept although IOT and EMT are not.

Cf. 6.2.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

FENCE: Memory fence


FENCE, opcode 010100, three parcels (6 bytes)



FENCE, opcode 010100, two parcels (4 bytes)



FENCE, opcode 010100, one parcel (2 bytes)




Mnemonics: FENCE

Syntax

```
FENCE
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
FENCE	010100 (0x14)	0000 (0x0)	0110 (0x6)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.

Operation

```
order the memory accesses before it against those after it, for every initiator that observes them
```

Flags None written.

Exceptions None.

Owed to devices (one FENCE separates writing a device's registers from setting its go bit) and to other cores.


Why it is here. The memory model is sequentially consistent, so FENCE is needed only for what is outside the model: devices and the framebuffer (one FENCE between writing a device's registers and setting its go bit, section 3.4) and instruction streams. The _DB barrier forms of the atomics exist so that a FENCE is not needed in a lock acquire.

Cf. 7.2 (the memory model), 2.2 (what the processor owes the bus).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

WFE: Wait for an event


WFE, opcode 010100, three parcels (6 bytes)



WFE, opcode 010100, two parcels (4 bytes)



WFE, opcode 010100, one parcel (2 bytes)




Mnemonics: `WFE` (aliases: `WAIT`)

Syntax

```
WFE
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
WFE	010100 (0x14)	0000 (0x0)	0111 (0x7)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.

Operation

```
sleep until an interrupt is pending or another core executes SEV
```

Flags None written.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector.

`WAIT` is an assembler alias. Whether `WFE` wakes on a pending but masked interrupt (the idle-loop question) is open.

Why it is here. `WAIT` was a PDP-11 instruction (sleep until an interrupt); `WFE` subsumes it: it sleeps until an interrupt or another core's `SEV`, and on a uniprocessor it behaves exactly as `WAIT` did. `WFE` and `SEV` belong to the multiprocessor operations (7.6). The wake rule (whether a pending but masked interrupt wakes it) is open item P1.


Cf. 7.6 (waiting and signalling).

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


`WAIT` is an alias of `WFE`: the assembler writes it as that word.

SEV: Send an event


SEV, opcode 010100, three parcels (6 bytes)



SEV, opcode 010100, two parcels (4 bytes)



SEV, opcode 010100, one parcel (2 bytes)




Mnemonics: `SEV`

Syntax

```
SEV
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
SEV	010100 (0x14)	0000 (0x0)	1000 (0x8)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.

Operation

```
wake every core waiting in WFE
```

Flags None written.

Exceptions None.

Why it is here. The signalling half of `WFE`, so that a core waiting for a lock can sleep instead of spinning and be woken by the core that releases it.

Cf. 7.6.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


TLBA: Invalidate all translations; wait for translation invalidations; invalidate the whole instruction cache

Mnemonics: `TLBIA`, `TLBSYNC`, `ICINVA`

Syntax

```
TLBIA
TLBSYNC
ICINVA
```

Encoding



The chart is the layout `r20-sysn-0`, System, no operand, one parcel (`len = 00`): The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
TLBIA	010100 (0x14)	0000 (0x0)	1010 (0xA)
TLBSYNC	010100 (0x14)	0000 (0x0)	1011 (0xB)
ICINVA	010100 (0x14)	0000 (0x0)	1100 (0xC)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysn-0`, `r20-sysn-1`, `r20-sysn-2`.

Operation

```
TLBIA   : invalidate every translation-buffer entry on this core and, by broadcast, on the others
TLBSYNC : wait until the invalidations this core started have completed on every core
ICINVA  : invalidate the whole instruction cache
```

Flags None written.

Exceptions Privileged (`TLBIA`, `TLBSYNC`); the reference executor treats `ICINVA` as a no-op.


Why it is here. `TLBI` and `TLBIA` broadcast, `TLBSYNC` waits for the other cores, and `ICINV` and `ICINVA` invalidate the instruction cache: a Lisp runtime that compiles a function cannot work without an instruction-cache invalidate.

Cf. 7.5 (translation and instruction-cache coherence).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

TLBIA


TLBIA, opcode 010100, three parcels (6 bytes)



TLBIA, opcode 010100, two parcels (4 bytes)



TLBIA, opcode 010100, one parcel (2 bytes)





```
TLBIA
```

Mnemonic	Opcode	reg	low
TLBIA	010100 (0x14)	0000 (0x0)	1010 (0xA)


Operation, flags and exceptions as for the entry TLBA above; 3 layout forms, each a chart of its own (above).

TLBSYNC

TLBSYNC, opcode 010100, three parcels (6 bytes)



TLBSYNC, opcode 010100, two parcels (4 bytes)



TLBSYNC, opcode 010100, one parcel (2 bytes)





```
TLBSYNC
```

Mnemonic	Opcode	reg	low
TLBSYNC	010100 (0x14)	0000 (0x0)	1011 (0xB)


Operation, flags and exceptions as for the entry TLBA above; 3 layout forms, each a chart of its own (above).

ICINVA

ICINVA, opcode 010100, three parcels (6 bytes)



ICINVA, opcode 010100, two parcels (4 bytes)



ICINVA, opcode 010100, one parcel (2 bytes)




```
ICINVA
```

Mnemonic	Opcode	reg	low
ICINVA	010100 (0x14)	0000 (0x0)	1100 (0xC)

Operation, flags and exceptions as for the entry TLBA above; 3 layout forms, each a chart of its own (above).


PUSHX: Push and pop the exception state

Mnemonics: PUSHX, POPX

Syntax

```
PUSHX
POPX
```

Encoding



The chart is the layout r20-sysx-0, System, SYSX, one parcel (len = 00): Class 0, minor 15: the sub-opcode is in parcel 1.

Mnemonic	Opcode	reg	low	Sub-opcode
PUSHX	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000000 (0x00)
POPX	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000001 (0x01)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-sysx-0, r20-sysx-1.

Operation

```
PUSHX: SP ← SP - 16 ; M[SP] ← EPSW ; M[SP + 8] ← EPC
POPX : EPSW ← M[SP] ; EPC ← M[SP + 8] ; SP ← SP + 16
```

Flags None written.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector. `SP` must be 8-byte aligned (a misaligned-access abort); both words are checked before either is touched.

Four bytes (the `SYSX` escape, sub-opcodes 0 and 1) and two bytes on page 2. For a handler that wants to be interrupted: it can save the exception state and lower the priority.


Why it is here. A handler that can be interrupted must save `EPC` and `EPSW` before it lowers the priority; with only `MFSR` that costs two moves and two stores (sixteen bytes) on every such kernel entry, and the same to restore. The instructions may not show up high in the instruction count, but they save bytes and cycles in a tight, very often used kernel loop. Page 2 has the two-byte forms.

Cf. *6.2*, *6.7*.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

PUSHX

PUSHX, opcode 010100, two parcels, sub-opcode 00000000 (4 bytes)



PUSHX, opcode 010100, one parcel, sub-opcode 00000000 (2 bytes)





```
PUSHX
```

Mnemonic	Opcode	reg	low	Sub-opcode
PUSHX	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000000 (0x00)

Operation, flags and exceptions as for the entry PUSHX above; 2 layout forms, each a chart of its own (above).

POPX

POPX, opcode 010100, two parcels, sub-opcode 00000001 (4 bytes)



POPX, opcode 010100, one parcel, sub-opcode 00000001 (2 bytes)





```
POPX
```

Mnemonic	Opcode	reg	low	Sub-opcode
POPX	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000001 (0x01)


Operation, flags and exceptions as for the entry PUSHX above; 2 layout forms, each a chart of its own (above).

ISYNC: Instruction synchronisation

ISYNC, opcode 010100, two parcels, sub-opcode 00000010 (4 bytes)



ISYNC, opcode 010100, one parcel, sub-opcode 00000010 (2 bytes)




Mnemonics: `ISYNC`

Syntax

```
ISYNC
```

Encoding



The chart is the layout `r20-sysx-0`, System, SYSX, one parcel (`len = 00`): Class 0, minor 15: the sub-opcode is in parcel 1.

Mnemonic	Opcode	reg	low	Sub-opcode
ISYNC	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000010 (0x02)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysx-0`, `r20-sysx-1`.

Operation

```
make earlier writes to PTBR, ASID, MMUCTL and VBR, and earlier ICINVs, take effect for the instructions that
follow
```

Flags None written.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector. A non-zero pad byte is an illegal instruction.

The architecture promises the effect only after the next `ISYNC`; an in-order implementation may make it immediate, and software must not rely on that.


Why it is here. Taken from the out-of-order readiness review: it makes earlier writes to `PTBR`, `ASID`, `MMUCTL` and `VBR` take effect for what follows, so an in-order machine may make them immediate and a speculative one has a place to serialise. It serves the aim that the architecture is efficient on both in-order and out-of-order cores (1.4.4).

Cf. 7.5, 6.3.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

HINT: Hint

HINT, opcode 010100, two parcels, sub-opcode 00000011 (4 bytes)



HINT, opcode 010100, one parcel, sub-opcode 00000011 (2 bytes)




Mnemonics: `HINT`

Syntax

```
HINT #n        ; n = 0 to 255
```

Encoding



The chart is the layout `r20-sysx-0`, System, SYSX, one parcel (`len = 00`): Class 0, minor 15: the sub-opcode is in parcel 1.

Mnemonic	Opcode	reg	low	Sub-opcode
HINT	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000011 (0x03)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysx-0`, `r20-sysx-1`.

Operation

```
no architectural effect
```

Flags None written.

Exceptions None.

Defined codes: 0 a plain no-op hint, 1 pause (spin-wait), 2 speculation barrier. Every other code is a reserved hint that executes as a no-op; software shall not use it. Not privileged.

Why it is here. Defined with ISYNC: a no-op with a byte of code, defined for `0` (plain), `1` (pause, for spin-wait loops) and `2` (speculation barrier), every other code a reserved hint that executes as a no-op so that a later machine can give it a meaning without breaking an old binary.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


MFSR: Move from and to a system register

Mnemonics: MFSR, MTSR

Syntax

```
MFSR Rd, name
MTSR name, Rs
```

Encoding



The chart is the layout `r20-sysreg-0`, System registers (MFSR, MTSR), one parcel (`len = 00`): Class 0: the system register number is in parcel 1.

Mnemonic	Opcode	reg	low
MFSR	010100 (0x14)	0000 (0x0)	1101 (0xD)
MTSR	010100 (0x14)	0000 (0x0)	1110 (0xE)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sysreg-0`, `r20-sysreg-1`.

Operation

```
MFSR: Rd ← system register `name`
MTSR: system register `name` ← Rs         ; read-only registers are an illegal instruction
```

Flags None written.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector. An unassigned system register is an illegal instruction.

The register is chosen by name (a number in parcel 1); the instruction is four bytes. A write to PTBR, ASID or MMUCTL flushes the translation buffer.

Name	Number	Access
PTBR	0	read and write
EPC	1	read and write
EVA	2	read only
ECAUSE	3	read only
DMW0	4	read and write
DMW1	5	read and write
USP	6	read and write
SSP	7	read and write
EPSW	8	read and write

Name	Number	Access
VBR	9	read and write
MMUCTL	10	read and write
ASID	11	read and write
CPUID	12	read only


Why it is here. A paging operating system must install a page table and learn why it was entered, which needs instructions to write PTBR and read EPC, EVA and ECAUSE. One general pair reaches all of the system registers by number. The user and supervisor stack pointers are in the set because any kernel must read and write the user stack pointer to build a signal frame, copy a process or switch context.

Cf. 6.3 (system registers).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MFSR

MFSR, opcode 010100, two parcels (4 bytes)



MFSR, opcode 010100, one parcel (2 bytes)





```
MFSR Rd, name
```

Mnemonic	Opcode	reg	low
MFSR	010100 (0x14)	0000 (0x0)	1101 (0xD)

Operation, flags and exceptions as for the entry MFSR above; 2 layout forms, each a chart of its own (above).

MTSR

MTSR, opcode 010100, two parcels (4 bytes)



MTSR, opcode 010100, one parcel (2 bytes)




```
MTSR name, Rs
```

Mnemonic	Opcode	reg	low
MTSR	010100 (0x14)	0000 (0x0)	1110 (0xE)

Operation, flags and exceptions as for the entry MFSR above; 2 layout forms, each a chart of its own (above).


MTPS: Move to and from the processor status word

Mnemonics: `MTPS`, `MFPS`

Syntax

```
MTPS Rs
MFPS Rd
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
MTPS	010100 (0x14)	0001 (0x1)
MFPS	010100 (0x14)	0010 (0x2)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sys-0`, `r20-sys-1`, `r20-sys-2`.

Operation

```
MTPS: PSW ← Rs          ; in user mode only the flags N Z V C are written
MFPS: Rd ← PSW
```

Flags `MTPS` writes the flags from `Rs`; `MFPS` writes none.


Exceptions A `MTPS` value with the reserved mode 2 in a mode field aborts.

Cf. 6.1 (modes and the status word).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MTPS

MTPS, opcode 010100, three parcels (6 bytes)



MTPS, opcode 010100, two parcels (4 bytes)



MTPS, opcode 010100, one parcel (2 bytes)





```
MTPS Rs
```

Mnemonic	Opcode	reg
MTPS	010100 (0x14)	0001 (0x1)


Operation, flags and exceptions as for the entry MTPS above; 3 layout forms, each a chart of its own (above).

MFPS


MFPS, opcode 010100, three parcels (6 bytes)



MFPS, opcode 010100, two parcels (4 bytes)



MFPS, opcode 010100, one parcel (2 bytes)





```
MFPS Rd
```

Mnemonic	Opcode	reg
MFPS	010100 (0x14)	0010 (0x2)


Operation, flags and exceptions as for the entry MTPS above; 3 layout forms, each a chart of its own (above).

SPL: Set the interrupt priority level


SPL, opcode 010100, three parcels (6 bytes)



SPL, opcode 010100, two parcels (4 bytes)



SPL, opcode 010100, one parcel (2 bytes)




Mnemonics: `SPL`

Syntax

```
SPL #n        ; n = 0 to 7
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	`reg`
`SPL`	`010100 (0x14)`	`0011 (0x3)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sys-0`, `r20-sys-1`, `r20-sys-2`.

Operation

```
PSW.priority ← n
```

Flags None written. The condition flags are untouched.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector. A priority above 7 is an illegal instruction.

Kept despite MTPS writing the whole word because it sets the priority alone: a kernel raising priority around a critical section must not clobber the flags.

Why it is here. SPL stays although MTPS writes the whole status word: it sets the priority alone, leaving the condition codes untouched, so a kernel raising priority around a critical section does not clobber flags. It is the PDP-11 instruction of the same name.

Cf. 6.2.

Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

TRAP: System call and trap

Mnemonics: TRAP, TRAPL

Syntax

```
TRAP #n        ; n = 0 to 15, two bytes
TRAPL #n       ; n = 0 to 255, four bytes
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	`reg`
TRAP	010100 (0x14)	0100 (0x4)
TRAPL	010100 (0x14)	1111 (0xF)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sys-0`, `r20-sys-1`, `r20-sys-2`, `r20-sys-1-3`.

Operation

```
enter the kernel by vector (TRAP_BASE + n), with EPC = the address of the next instruction
```

Flags None written.

Exceptions Enters the kernel; not privileged.

The replacement for the PDP-11 IOT and EMT. TRAPL reaches the vectors 0 to 255 with `n` in the high byte of parcel 1.


Why it is here. TRAPL exists so that the vector range of 256 and the two-byte common case can both be kept: TRAP `#n` for `n` below 16 is two bytes and the long form reaches 256. IOT and EMT, which were TRAP at two particular vectors on the PDP-11, are not provided.

Cf. 6.2, 6.5 (system calls).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

TRAP

TRAP, opcode 010100, three parcels (6 bytes)



TRAP, opcode 010100, two parcels (4 bytes)



TRAP, opcode 010100, one parcel (2 bytes)





```
TRAP #n
```

Mnemonic	Opcode	reg
TRAP	010100 (0x14)	0100 (0x4)


Operation, flags and exceptions as for the entry TRAP above; 3 layout forms, each a chart of its own (above).

TRAPL


TRAPL, opcode 010100, three parcels (6 bytes)



TRAPL, opcode 010100, two parcels (4 bytes)



TRAPL, opcode 010100, one parcel (2 bytes)





```
TRAPL #n
```

Mnemonic	Opcode	reg
TRAPL	010100 (0x14)	1111 (0xF)


Operation, flags and exceptions as for the entry TRAP above; 3 layout forms, each a chart of its own (above).

TLBI: Invalidate a translation


TLBI, opcode 010100, three parcels (6 bytes)



TLBI, opcode 010100, two parcels (4 bytes)



TLBI, opcode 010100, one parcel (2 bytes)




Mnemonics: `TLBI`

Syntax

```
TLBI Rs
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	`reg`
`TLBI`	`010100 (0x14)`	`0101 (0x5)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sys-0`, `r20-sys-1`, `r20-sys-2`.

Operation

```
invalidate the translation-buffer entry for the page containing the address in Rs, on this core and by
broadcast on the others
```

Flags None written.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector.

Why it is here. It broadcasts: a translation changed by one core must be invalidated on all of them, and TLBSYNC waits for it.
Cf. 7.5, 6.4.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).


MTASID: Move to and from the address-space identifier

Mnemonics: `MTASID`, `MFASID`

Syntax

```
MTASID Rs
MFASID Rd
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
MTASID	010100 (0x14)	0110 (0x6)
MFASID	010100 (0x14)	0111 (0x7)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sys-0`, `r20-sys-1`, `r20-sys-2`.


Operation

```
MTASID: ASID ← Rs[15:0]          ; the translation buffer is flushed in the reference executor
MFASID: Rd ← ASID
```


Flags None written.
Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector.
The ASID tags translation-buffer entries so a context switch is one store.
Why it is here. The ASID tags translation-buffer entries so a context switch is one store and no flush. No further reason is recorded.
Cf. 6.4.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MTASID

MTASID, opcode 010100, three parcels (6 bytes)



MTASID, opcode 010100, two parcels (4 bytes)



MTASID, opcode 010100, one parcel (2 bytes)





```
MTASID Rs
```

Mnemonic	Opcode	reg
MTASID	010100 (0x14)	0110 (0x6)


Operation, flags and exceptions as for the entry MTASID above; 3 layout forms, each a chart of its own (above).

MFASID


MFASID, opcode 010100, three parcels (6 bytes)



MFASID, opcode 010100, two parcels (4 bytes)



MFASID, opcode 010100, one parcel (2 bytes)




```
MFASID Rd
```

Mnemonic	Opcode	reg
MFASID	010100 (0x14)	0111 (0x7)

Operation, flags and exceptions as for the entry MTASID above; 3 layout forms, each a chart of its own (above).


MTDP: Move to and from the direct pointer

Mnemonics: `MTDP`, `MFDP`

Syntax

```
MTDP Rs
MFDP Rd
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
MTDP	010100 (0x14)	1000 (0x8)
MFDP	010100 (0x14)	1001 (0x9)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sys-0`, `r20-sys-1`, `r20-sys-2`.

Operation

```
MTDP: DP ← Rs
MFDP: Rd ← DP
```

Flags None written.

Exceptions None.

`DP` is the thread pointer in user mode and the per-CPU pointer in kernel mode; there is one copy per mode.


Why it is here. `DP` descends from the 6502's zero page and is kept for code density (a 12-bit displacement in four bytes); it is also the thread pointer in user mode and, in kernel mode, the per-CPU pointer that an SMP kernel wants (7.4). `MTDP` and `MFDP` read and write the current mode's copy.

Cf. 7.4 (per-CPU state).


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MTDP

MTDP, opcode 010100, three parcels (6 bytes)



MTDP, opcode 010100, two parcels (4 bytes)



MTDP, opcode 010100, one parcel (2 bytes)





```
MTDP Rs
```

Mnemonic	Opcode	reg
MTDP	010100 (0x14)	1000 (0x8)


Operation, flags and exceptions as for the entry MTDP above; 3 layout forms, each a chart of its own (above).

MFDP


MFDP, opcode 010100, three parcels (6 bytes)



MFDP, opcode 010100, two parcels (4 bytes)



MFDP, opcode 010100, one parcel (2 bytes)





```
MFDP Rd
```

Mnemonic	Opcode	reg
MFDP	010100 (0x14)	1001 (0x9)


Operation, flags and exceptions as for the entry MTDP above; 3 layout forms, each a chart of its own (above).

MTDMW: Move to a direct-mapping window


MTDMW, opcode 010100, three parcels (6 bytes)



MTDMW, opcode 010100, two parcels (4 bytes)



MTDMW, opcode 010100, one parcel (2 bytes)




Mnemonics: `MTDMW`

Syntax

```
MTDMW Rs
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	`reg`
`MTDMW`	`010100 (0x14)`	`1010 (0xA)`

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sys-0`, `r20-sys-1`, `r20-sys-2`.

Operation

```
DMW0 ← Rs          ; storage only: the operand names no window and the format of the windows is unspecified
```

Flags None written.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector.

The direct-mapping windows have no defined format.


Why it is here. Taken from LoongArch's direct-mapping windows, which stop the kernel taking translation-buffer misses on its own text. The windows are deferred: the instruction is storage only.

Cf. 6.4.


Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

MFCPUID: Read the processor identifier


MFCPUID, opcode 010100, three parcels (6 bytes)



MFCPUID, opcode 010100, two parcels (4 bytes)



MFCPUID, opcode 010100, one parcel (2 bytes)




Mnemonics: `MFCPUID`

Syntax

```
MFCPUID Rd
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
MFCPUID	010100 (0x14)	1011 (0xB)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): `r20-sys-0`, `r20-sys-1`, `r20-sys-2`.


Operation

```
Rd ← CPUID
```


Flags None written.
Exceptions None.
The index of this core, for per-CPU data.
Why it is here. Part of the multiprocessor operations, because per-CPU data needs each core to know which one it is.
Cf. 7.4, 7.8.
Status implemented in the reference executor (`common/pdp64exec.c`, shared by `sim64` and QEMU).

ICINV: Invalidate the instruction cache for an address


ICINV, opcode 010100, three parcels (6 bytes)



ICINV, opcode 010100, two parcels (4 bytes)



ICINV, opcode 010100, one parcel (2 bytes)




Mnemonics: `ICINV`

Syntax

```
ICINV Rs
```

Encoding



The chart is the layout `r20-sys-0`, System, one parcel (`len = 00`): The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
ICINV	010100 (0x14)	1100 (0xC)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-sys-0, r20-sys-1, r20-sys-2.

Operation

```
invalidate the instruction-cache line containing the address in Rs
```

Flags None written.

Exceptions The reference executor treats it as a no-op; privilege as for the other cache-maintenance instructions.

Why it is here. Instruction-cache invalidation, by address (ICINV) and whole (ICINVA). The reason is the one given for TLBA: a runtime that compiles a function cannot work without it.

Cf. 7.5.

Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).


PROBE: Probe an address for read or write access

Mnemonics: PROBER, PROBEW

Syntax

```
PROBER Rd, Rs
PROBEW Rd, Rs
```

Encoding



The chart is the layout r20-sys-0, System, one parcel (len = 00): The reg field is the class; the other classes take a register or a 4-bit immediate from low.

Mnemonic	Opcode	reg
PROBER	010100 (0x14)	1101 (0xD)
PROBEW	010100 (0x14)	1110 (0xE)

All the layouts of this entry (a chart for each, with its fields and the sub-opcode of each mnemonic, in the bit layouts of every opcode): r20-sys-0, r20-sys-1-2, r20-sys-2.

Operation

```
Rd ← 1 if the address in Rs is readable (PROBER) or writable (PROBEW) in the previous mode, else 0
no fault is taken
```

Flags None written.

Exceptions Privileged: outside kernel mode the instruction aborts with the privileged-instruction vector.

Taken from the VAX PROBER and PROBEW: the kernel validates a user address before using it.


Why it is here. Taken from the VAX PROBER and PROBEW: the kernel validates a user address before using it, and it replaces the nofault global of the V7 kernel for the address-validation case.

Cf. 6.5 (the user-memory guard), 6.4.


Status implemented in the reference executor (common/pdp64exec.c, shared by sim64 and QEMU).

PROBER

PROBER, opcode 010100, three parcels (6 bytes)



PROBER, opcode 010100, two parcels (4 bytes)



PROBER, opcode 010100, one parcel (2 bytes)





```
PROBER Rd, Rs
```

Mnemonic	Opcode	reg
PROBER	010100 (0x14)	1101 (0xD)


Operation, flags and exceptions as for the entry PROBE above; 3 layout forms, each a chart of its own (above).

PROBEW

PROBEW, opcode 010100, three parcels (6 bytes)



PROBEW, opcode 010100, two parcels (4 bytes)



PROBEW, opcode 010100, one parcel (2 bytes)




```
PROBEW Rd, Rs
```

Mnemonic	Opcode	reg
PROBEW	010100 (0x14)	1110 (0xE)

Operation, flags and exceptions as for the entry PROBE above; 3 layout forms, each a chart of its own (above).

9.15 Faults, restart and memory management

Cf. chapter 6, section 6.8 (faults, restart and memory management) and section 6.4 (memory management).

9.15.1 A fault is a trap, an abort, a progress stop in a block operation or a machine check, and every instruction either completes or is annulled and restarted with no state to undo (`MCPY` and its kin keep their progress in registers); the page-table format, the memory types and the translation registers are in the kernel chapter. *(D)*

Commentary. The instruction-set consequence is the restart rule: the register update of an auto-increment mode is held until the instruction retires. **Impact.** *Kernel:* see 6.8. *Compiler:* no scheduling restriction arises from faults. *Hardware:* a single-entry undo buffer and a read-only walker.

9.16 Position-independent code

9.16.1 Position-independent code costs nothing extra on this machine: every access to code or data in the same module is PC-relative by an ordinary addressing mode, so there is no GOT register and no prologue to set one up. *(D)*

9.16.2 A call to an imported function is `CALLI got_slot(PC)` and a PLT stub is the single instruction `JMPI got_slot(PC)`; an imported variable's address is one `MOVQ got_slot(PC), Rd`. *(D)*

9.16.3 A position-independent access to a global is no longer than an absolute one: four bytes within 32 KB and six within 2 GB, against six for a 32-bit absolute address. *(D)*

9.16.4 The thread pointer is `DP`, so the local-exec thread-local model is one four-byte `MOVQ tls_offset(DP), Rd`. *(D)*

9.16.5 A branch at the middle length reaches 4 GB, so no linker veneers are needed for any binary smaller than that; the assembler's and the linker's branch relaxation both reduce to choosing a length. *(D)*

9.16.6 `R12` is the linker's scratch register. The ABI (appendix D) decides that imports are called without a PLT stub; lazy against eager binding is open. *(D for `R12` and no stub; open for binding)*

Commentary. **Precedent.** On i386 a position-independent executable reserved `%ebx` (one of eight registers) for the GOT base and set it in every prologue, which cost a few percent of size and speed; x86-64 fixed that with RIP-relative addressing, and AArch64 needs linker veneers because its branches reach only 128 MB. **Trade-offs.** The two-byte PC-relative form is the shortest, so position-independent data access is slightly smaller than absolute access; the price is a GOT load per imported call site where a PLT stub would cost a load per function. **Improvements.** Position-independence is a side effect of three decisions made for other reasons: PC-relative as an ordinary mode (adopted because the PC left the register file), variable-length encoding (for density) and `DP` (a 6502 zero-page descendant kept for density), which is exactly the thread pointer. **Benefits.** OpenBSD builds everything position-independent by default, and here that costs nothing. **Modern comparables.** x86-64 RIP-relative addressing; AArch64 `ADRP` with a GOT load and veneers for far calls. **Impact.** *Kernel:* a loader applies only relocations for data pointers, and write-xor-execute and randomisation come with no code penalty. *Compiler:* `-fPIE` is the default and emits the same instructions as `-fno-pic` for local data; no reserved register, no per-function setup. *Hardware:* nothing; the PC-relative mode is in the address adder already.

9.17 What was rejected

9.17.1 The architecture refuses, by design, every feature that adds hidden state, an unbounded instruction, a second operand path or a mode bit that changes what other instructions mean. *(D)*

9.17.2 From the PDP-11 and VAX it refuses general memory-to-memory operands, deferred addressing as a general form (only `JMPI` and `CALLI` are deferred), unbounded instructions with hidden microstate (`MOVC5`, `EDITPC`), packed decimal, hardware call frames (`CALLS`, `CALLG`), the PC as a general register, multiple floating-point formats, `POLY`, the `IOT`, `EMT`, `WAIT` and `RESET` instructions, a distinct low-half unsigned multiply, and the PDP-11's compare operand order. *(D)*

9.17.3 From x86 it refuses partial-register writes that preserve upper bits, operand-size and `REX` prefixes, segmentation, flag writes that vary by instruction, implicit registers for multiply, divide and shift count, the x87 stack, transcendental instructions and byte-granular instruction fetch. *(D)*

9.17.4 From the RISC family it refuses a register hardwired to zero (a sixteenth of a 16-register file), fused compare-and-branch in place of flags, branch delay slots, register windows and software-refilled translation buffers. *(D)*

9.17.5 It also refuses features of its own invention: NUL-terminated string instructions (`MSCN` with an explicit maximum gives a bounded `strlen`), `CRC32` words (carry-less multiply is the primitive under every CRC), reciprocal-estimate instructions, NaN payload propagation, a 32-bit profile, an eight-byte instruction alignment, `MOVT` and `MOVK` partial-immediate inserts, hardware tag checking, store-with-write-barrier, a self-synchronising encoding, and a scalar instruction for sub-1-bit inference (the accelerator of chapter 8 does it). *(D)*

Commentary. **Precedent.** The VAX's `EDITPC` is a bytecode interpreter in microcode, and DEC needed a separate control chip for the PDP-11's commercial instruction set and shipped none; the VAX's hardware call frames ran slower than the equivalent sequence on later models; ARM32's `PC+8` and MIPS's delay slot expose one implementation's pipeline forever. **Trade-offs.** Each refusal gives up a real convenience: the lost `MOV (R1)+,(R2)+` copy loop, the byte-wide `ADDB`, the inline-argument `JSR`. Section 9.18 says what replaces each. **Improvements.** The common pattern is that a refused feature was either subsumed by a more general one (`MCPY` for the copy loop) or paid its cost in every implementation for a few users (`EDITPC`). **Benefits.** An instruction set a small in-order core can implement completely and a compiler can target without exceptions. **Modern comparables.** RISC-V and AArch64 also refuse memory-to-memory operands and delay slots; AArch64 keeps flags where RISC-V refuses them. **Impact.** *Kernel:* no instruction has a restart state except the three that keep their progress in architectural registers, so a fault is always restartable. *Compiler:* no special cases: every operand rule is uniform, one memory operand and the rest registers. *Hardware:* no microcode engine, no second operand path, no hidden-state latch, no alignment rotator in the fetch path.

9.18 Idioms: restored, lost and replaced

9.18.1 Several idioms that the PDP-11 and VAX had and later RISC designs dropped are restored: subtract-one-and-branch (`SOB`, here in both directions), probe an address without faulting (`PROBER`, `PROBEW`), bit-field extract and insert, find-first-set (`CTZ`,

CLZ), byte swap, block move, fill, compare and scan with their progress held in registers, the register-save mask (PUSHM, POPM, the useful half of CALLS), and carry-less multiply. *(D)*

9.18.2 The VAX's counted-string instructions are largely present: MOVC3 is MCPY, CMPC3 is MCMP, LOCC is MSCN, SKPC is MSCNN, and MOVC5 is MCPY plus MSET. Table-translated move, table scans and substring search are absent because a per-byte table lookup stops a block operation from streaming. *(D)*

9.18.3 Deliberately lost, with their replacements: memory-to-memory MOV (replaced by MCPY); autoincrement-deferred and the dispatch-table idiom (replaced by JTAG for tag dispatch and a scaled-index JMP for the rest); JSR Rn and RTS Rn with inline arguments and cheap coroutines (replaced by CALL and RET with the return address on the stack where every unwinder and debugger expects it); the VAX CASE and INDEX instructions (replaced by a compare, branch and scaled JMP); byte and word ALU operations (MOVZB, the operation, MOVB: three instructions where the PDP-11 had one); and the flag set and clear instructions. *(D)*

9.18.4 Subsumed, so not losses: SXT (the conversion moves), SWAB (BSWAP), MARK (the convention it served is gone), ASH and ASHC (the shifts take a register count), MFPI and MTPI (PROBER with the previous-mode bits and the user-memory guard), MULU (identical to MUL in the low half), and ROL (an assembler alias for ROR). *(D)*

9.18.5 Measurements decide what is included: the compiler uses SET cc, rd (about 0.4% of code), not integer ABS, MIN or MAX (under 0.1%), not the bit-field instructions (0.03%) and not the auto-increment modes (0.1%); the second opcode page is about 7% of the instructions emitted. *(D)*

Commentary. **Precedent.** The PDP-11's JSR Rn put the return address in a register of the caller's choosing, which made coroutines a pair of JSRs and inline arguments free; the VAX replaced it with CALLS and a frame, which was slower than the code it replaced. **Trade-offs.** The most frequently felt loss in hand-written code is the byte-wide read-modify-write; the compiler never notices it. A bounds-checked INDEX for Pascal and Ada is a possible addition. **Improvements.** SOB branches either way, with four reaches; the block operations keep their progress in registers, which is what the VAX got wrong, so a fault restarts for free. **Benefits.** The code a compiler emits is the code the table above measures, and the extras are for the people who write assembler. **Modern comparables.** x86 keeps LOOP and the string instructions with REP; AArch64 has bit-field moves and no memory-to-memory forms; RISC-V has none of them in the base. **Impact.** *Kernel:* PROBER and PROBEW replace the nofault global in the user-copy routines. *Compiler:* idioms the compiler never emits are not built for it, so the compiler's instruction selection stays small. *Hardware:* each restored idiom is a few hundred gates of existing datapath, and each lost one is a decode that never existed.

9.19 Side by side: the PDP-11, the VAX and the pdp64

9.19.1 The word is 64 bits against the PDP-11's 16 and the VAX's 32, the registers are 16 as on the VAX, the virtual address is 39 bits with 40 physical, and the instruction count is 58 assigned opcodes plus 45 on the second page, against the VAX's 304. *(D)*

9.19.2 The program counter is not a register, there is no argument pointer, and the frame pointer and the linker scratch are ordinary software conventions. *(D)*

9.19.3 An instruction has one or two operands (three for the block operations) and at most one memory operand, against the PDP-11's two and the VAX's six. *(D)*

9.19.4 The condition codes are the same four, N, Z, V and C; floating point is in the base and in the general registers, with three IEEE formats (half, single, double) and no mode bits that change the meaning of other instructions, where the PDP-11 had FPS.FD, FL and FT and the VAX had rounding bits in the status word. *(D)*

9.19.5 An instruction is two, four or six bytes (one to three parcels of 16 bits) with a one-parcel second page, against the PDP-11's two to six and the VAX's one to more than fifty. *(D)*

Commentary. **Precedent.** The PDP-11 and VAX instruction formats, with their encodings drawn side by side, are in the instruction-set text, section 13. **Trade-offs.** The pdp64 keeps what made the PDP-11 pleasant, orthogonal addressing and a small register set, and what made the VAX powerful, flags, a register-save mask and string operations, and drops what made both expensive: memory-to-memory operands and unbounded instructions. **Improvements.** The compiler's code averages about 3.3 bytes an instruction, measured on the fair corpus before the second page. **Benefits.** A processor that is smaller than either predecessor while running 64-bit code. **Modern comparables.** The closest family is AArch64 in the number of registers and addressing modes and RISC-V compressed in density; neither has flags and a variable length

together. **Impact.** *Kernel:* the exception model is the PDP-11's with the VAX's per-mode stacks. *Compiler:* one memory operand makes instruction selection a register-allocation problem, as on a RISC. *Hardware:* a decoder that reads two bits to find the length, and no microcode.

9.20 What was taken from LoongArch, and what was not

9.20.1 LoongArch64 is the most recent clean-room instruction set designed without an ideological commitment: it borrowed from MIPS, RISC-V and ARM as each had the better answer, which is the posture of the pdp64.

9.20.2 Adopted from it: bit manipulation in the base (`CLO`, `CLZ`, `CTZ`, bit-field moves, byte reverse), atomics with the barrier folded in (the `_DB` variants), a richer atomic set (fetch-and-minimum and maximum), and memory type as a page attribute. *(D)*

9.20.3 Declined, with reasons: `R0` hardwired to zero (a sixteenth of a 16-register file, and `CLR` and `NEG` are one parcel already); no condition codes (a third read port in the branch unit against a four-bit latch); `FCSR` rounding-mode bits (hidden state that changes other instructions); four PC-relative address-formation instructions (one `LEA` carries 32 bits); 32 registers (this encoding has no bit to spare for the field); and separate vector register files (chapter 8). *(D)*

9.20.4 Under consideration: separate floating-point condition flags, software-visible translation-buffer manipulation (to pin an entry for a real-time kernel), and a conditional select for constant-time code. *(P)*

Commentary. **Precedent.** LoongArch has a fixed 32-bit encoding with room for two register fields and a displacement, so it can afford compare-and-branch and needs four instructions to form an address; this machine's variable length reverses both trade-offs. **Trade-offs.** The direct-mapping windows LoongArch uses to avoid translation-buffer misses on kernel text are deferred: `DMW0` and `DMW1` are stored without effect (6.3). **Improvements.** The same idea is right or wrong depending on the encoding around it, and each adoption is judged against this encoding. **Benefits.** Borrowing the tested parts saves design time and avoids their bugs. **Modern comparables.** LoongArch itself; the RISC-V bit-manipulation extensions (Zbb, Zbs) do much of the same. **Impact.** *Kernel:* atomics with barriers make a lock acquire one instruction. *Compiler:* bit operations in the base mean the compiler can use them without a feature test. *Hardware:* each adopted idea is a few hundred lookup tables and each declined one is a block not built.

9.21 What is still open in the instruction set

9.21.1 Open, with the reasoning in appendix B or in the instruction-set text, section 12: the thin 6-bit displacement of the shortest scaled-index form; the landing-pad decision (optional first, mandatory later); atomics against the bus (the lock against the monitor; the monitor is chosen); worst-case instruction latency for the block operations (an interrupt-latency claim must state the block granularity); the floating-point condition flags (the signed branches do not treat unordered cleanly); the block operations and the cache (a streaming memory type or a non-temporal variant); directed rounding for arithmetic (a rounding field in the instruction); the leftovers of half precision (minimum, maximum, rounding, bfloat16); conditional select; lazy against eager binding in the ABI; the verification of the memory model against published litmus tests; and the coherence protocol beyond four cores (the design supports at least four and prefers sixteen or more, errata 92; the leanings are in `docs/smp-decisions.md`). *(P and open)*

9.21.2 Settled: the reserved-opcode discipline (a top-level opcode is for an operation whose common case is register to register), the fourth parcel (absent; the code `11` is a second page of 64 one-parcel opcodes), UTF-8 scope (`MVAL` is committed), and the measured length distribution (2, 4, 6 and 8 bytes at 46.5, 42.8, 10.6 and 0.1 percent, before the second page). *(D)*

Commentary. **Trade-offs.** None of the open items blocks the first implementation; the three that must be settled before silicon, the memory model verification, the coherence choice and the worst-case latency figure, are verification tasks, not design changes. **Impact.** *Kernel:* the open items touching the kernel are the user-memory guard, the floating-point state and the block-operation granularity. *Compiler:* conditional select and directed rounding would change instruction selection. *Hardware:* the coherence protocol must be chosen before the cache is built, not after.

Chapter 10 — Conclusion: from FPGA to silicon

The pdp64 is built to be run first on a modest FPGA, to be small enough that its whole core is about sixteen thousand lookup tables or ninety thousand transistors, and to reach silicon only after an OpenBSD built by the project's own toolchain can be logged into over `ssh`. The chapter gives the FPGA plan and its numbers, the transistor budget for a chip, why the first implementations are in order and how the architecture is kept ready for a faster one, and the path from the present toolchain to the finish line. Tags: *(D)* decided; *(E)* an estimate, not a measurement.

10.1 The FPGA plan

10.1.1 The first implementation is a soft core on a system-on-chip FPGA whose hard ARM cores serve as the bring-up harness: they load programs, run the tests and provide the console while the pdp64 core is still being debugged. *(D)*

10.1.2 The first board is the Terasic DE10-Nano (Cyclone V SE: about 110,000 logic elements, dual Cortex-A9, 1 GB of memory on the hard processor, HDMI, and the MiSTer ecosystem); the Digilent Zybo Z7-20 or the AMD Kria KV260 are the move when timing becomes the limit; the open-toolchain ULX3S is kept in view but loses the hard-core harness. The device chat staged devices first on a Zynq UltraScale+ (`decisions-pending.md` E6). *(P)*

10.1.3 A complete core is about 16,000 six-input lookup tables, 10 to 16 multiplier blocks and 11 block RAMs, with an error of about ±40%: the register file is 250 lookup tables of distributed RAM, the 64-bit ALU 600, the barrel shifter 450, the caches 300 and 500 plus 8 block RAMs, the bus bridge 600. *(E)*

10.1.4 Block RAM, not logic, is the scarce resource: the caches, the translation buffer, the framebuffer and the blitter scratch compete for about 5.5 megabits. *(E)*

10.1.5 The realistic clock is 50 to 80 MHz on the Cyclone V, 90 to 130 MHz on a Zynq 7020 and 180 to 250 MHz on an UltraScale+; a correct 40 MHz machine is worth more than a fast broken one, and 60 MHz is already some fifty times a PDP-11/70. *(E)*

10.1.6 The work is staged in phases, each ending in a demonstration and a regression suite: specification and tools; an integer core; exceptions; the memory-management unit; the memory system; floating point; a booting kernel; peripherals; and, last, the other cores: the design supports at least four, and the initial device has four. *(D)*

10.1.7 Phase 2, the fault model, is not optional and does not move; the block operations are built with it, because their whole specification is about what state is visible when an exception arrives. *(D)*

10.1.8 On the paper estimates of the SMP decisions, four cores with the floating-point unit fit only a board of the Kria KV260 class, and sixteen cores fit none of the boards of the plan; no core has been synthesised. *(E)*

Commentary. **Precedent.** The PDP-11's own microprocessor, the T-11, was about 12,000 transistors, a complete integer core without a memory-management unit or floating point; the J-11 that implemented the full PDP-11/70 was about 120,000. The MicroVAX 78032 was 125,000 transistors for a subset of the VAX, with 175 of its 304 instructions and no floating point. **Trade-offs.** The 64-bit carry chain is slow on an FPGA and gates the clock more than it would in silicon, the barrel shifter is a large multiplexer tree, and flags serialise branch resolution behind the ALU; none of that argues for changing the instruction set, only for where the pipeline registers go, for example a virtually indexed, physically tagged first-level cache so that the translation buffer is off the critical path. A multiplier built from two to four multiplier blocks over four to eight cycles closes timing where a full combinational one will not. **Improvements.** The register-transfer description is kept vendor-neutral, with every vendor primitive in one thin directory (under 500 lines), so that moving between boards costs that directory and nothing else. **Benefits.** A single engineer working part-time can reach a booting system with floating point in roughly 10 to 19 months, by the plan's wide-error-bar estimate, with phases 2 and 3 the ones that historically double. **Modern comparables.** The RISC-V soft cores Rocket and VexRiscv are the usual FPGA reference points; the plan treats the compiler back end as the schedule risk, as it is for any new architecture.

10.2 The chip: a transistor budget

10.2.1 For a non-pipelined or short-pipeline implementation in a modern process, the whole core excluding caches is estimated at about 92,000 transistors. *(E)*

Block	Transistors (E)
register file, 16 × 64, two read ports and one write	~6,000
ALU, shifter, address adder	~15,000
decode and sequencer	~6,500
bit unit (popcount tree, count zeros, bitfields)	~3,500
block-move sequencer	~1,500
UTF-8 decode and validity	~1,200
translation buffer (32 entries), walker, window compare	~19,000
floating-point unit with fused multiply-add, classify, min and max	~34,000
control, status word, exceptions, undo buffer	~5,500
total, excluding caches	**~92,000**

10.2.2 The bit unit and the UTF-8 decoder together cost less than 5% of the die; the fused multiply-add datapath is the largest single addition and the least negotiable. *(E)*

Commentary. **Precedent.** The figure sits between the T-11 and the MicroVAX: it is a 64-bit machine with floating point and memory management below the 78032's 125,000 transistors, which had neither. **Trade-offs.** The estimate is not a measurement and excludes caches, which dominate the area of a real chip; an implementation of the translation buffer as a content-addressable memory is larger than the figure assumes, which is why the FPGA build uses a four-way set-associative one. **Benefits.** A chip this size fits in the budget of a small process node with room for caches and the bus controller. **Modern comparables.** The ARM1 of 1985 was about 25,000 transistors without a memory-management unit or floating point; the Intel 80386 about 275,000.

10.3 In order first, ready for out of order

10.3.1 The first implementations, on the FPGA and in silicon, are small in-order cores without speculation; the architecture is kept ready for a large out-of-order design. *(D)*

10.3.2 The condition flags were the structural obstacle: 68.2% of compiled instructions wrote a flag and only 1.5% read one, so the flags form two groups that nothing writes in part, and moves, loads, stores and the compare-and-branch instructions write none. *(D)*

10.3.3 An in-order, non-speculative core has none of the speculative side channels of the last decade, and an out-of-order core must keep that property; the rules that keep a future faster core from repeating them are collected in the hardware-vulnerabilities report, and include no speculation across protection domains, no shared predictor state across privilege boundaries without a flush, and operand-independent timing for a declared set of instructions. *(D as a design aim; the rules are proposals)*

10.3.4 Sequential consistency is nearly free on a small in-order core and is the most expensive memory model for a large speculative one; if a large core is built it may be necessary to move to total store order, which is the least painful retreat. *(P)*

Commentary. **Precedent.** One instruction set has often spanned in-order and out-of-order cores: the ARM small cores beside the large ones, the RISC-V Rocket beside the BOOM, x86 from the Pentium to the P6, Alpha from the 21064 to the 21264. The VAX's long, orthogonal instructions with many side effects are generally blamed for making its later fast implementations so hard. **Trade-offs.** Readiness has a cost, visible here as the compiled-code size paid for the flag rules (0.39%) and as design effort spent on a core that may never be built. **Improvements.** The pain-points report finds that the pdp64 avoids the largest classes of kernel pain by design (barriers, floating-point state, a faulting entry, remote translation flushes, the speculative family) and is exposed in a few places: a single page-table base if a core ever speculates, software accessed and dirty bits, uncached DMA buffers, and no specified constant-time or Rowhammer protection. **Benefits.** Any of these can be addressed in the specification while it is still being written, which is cheaper than after silicon. **Modern comparables.** The common vulnerability-driven changes of recent years, page-table isolation and speculation barriers, are what a speculative core of this architecture would have to add.

10.4 The finish line, and the path to it

10.4.1 Before silicon the project delivers five things: an assembler, a linker, an LLVM compiler back end, an emulator, and a port of OpenBSD that can be logged into with `ssh`. *(D)*

10.4.2 The architecture manual, which includes the instruction set but covers the whole machine, is the primary deliverable; the toolchain is advanced as needed to write and check it. *(D)*

10.4.3 The assembler and linker exist; the assembler lacks the atomics and the linker lacks shared libraries; the pcc compiler back end passes 516 C tests on the simulator and on QEMU; the LLVM back end has its machine-code layer, checked against the project's own assembler on 62 programs and 6,304 instruction forms with no disagreement; the simulator and QEMU run a kernel-mode machine with exceptions, a memory-management unit, a timer and a console; no part of OpenBSD is ported. *(measured)*

10.4.4 The long pole is the LLVM back end and clang. OpenBSD's kernel and base cannot be built by pcc, and the fallback of porting Unix/32V with pcc would not reach the goal, because it has no network stack and no `ssh`. *(D)*

10.4.5 The path, in order, with a test for each step: finish the toolchain gaps (atomics, the user-memory guard, the ABI version); an LLVM back end that passes the C tests; clang, the compiler runtime and `lld`; a machine model for the operating system with an enumerating bus, a disk, a network card and an entropy source (virtio devices first, for speed); the kernel booting to single-user; the userland to a login prompt; the network and `sshd`, and then `ssh user@localhost -p 2222` gives a shell; and finally the same system on the FPGA. *(P)*

Commentary. **Precedent.** OpenBSD's riscv64 port is its newest and smallest, and it measures at 35,600 lines of machine-dependent code, of which 14,873 are the core, 11,771 platform drivers, 4,513 the loader and 4,443 headers; arm64 is 61,613 and amd64 79,167. **Trade-offs.** The pdp64 port should be smaller than the riscv64 one in several places: no firmware tables to parse, uniform eight-register devices instead of a platform's driver zoo, a trivial loader, no cache-maintenance code and no floating-point state code; the core machine-dependent code of about 15,000 lines is the part that has to be written by hand *(estimate)*. The LLVM back end is estimated at three to six months for one experienced engineer, a figure that has not been tested. **Benefits.** An OpenBSD that can be logged into is a demonstration that the architecture, the toolchain and the operating-system interface are complete in the way that matters to users, and it forces every piece (the compiler, the linker, the bus, the devices, the boot) to work together. **Modern comparables.** OpenBSD ports to new architectures have followed this shape; the RISC-V port is the nearest in kind.

10.5 What remains open

The open items are collected, with their options and benefits, in appendix B; ideas that are not decisions are in appendix A. The principal open choices are the transport and interrupt controller (chapters 2 and 5), the details of the device layout, the interrupt controller and virtualization position, the vector-math position, and the several smaller instruction-set proposals.

Part II — The instruction reference tables

The instruction reference tables

This is the reference part of the manual: **one entry for each instruction**, in the layout of a processor reference manual. Each entry gives its mnemonics, its syntax, its encoding (the parcel diagram and the numbers), its operation in pseudocode, the flags it writes, the exceptions it can take, and where the manual explains it. The entries are generated from `spec/pdp64-mnemonics.hbnf`, the one place where the numbers of the architecture are written, so an encoding here cannot disagree with the assembler or the simulators; the words (operation, flags, exceptions) are in `tools/manual/isa_entries.py` and are checked against the reference executor, `common/pdp64exec.c`, which `sim64` and QEMU share. The Status line of each entry says whether the executor implements the instruction.

Notation. `Rd` is the destination register (the `reg` field of parcel 0), `Rs` the first source (`low`), `Rt` the second (`t` of parcel 1), `Ru` the third (`x`); the assembler writes the destination last. `rm` is a general operand: a register at `len = 00`, or a memory operand, an immediate or an absolute address by one of the eight addressing modes (section 9.5). `EA(rm)` is its effective address. `M[a]` is memory, `M8[a]` one byte. `sext` and `zext` sign- and zero-extend. A `len = 01` instruction is two parcels (four bytes) and a `len = 10` instruction three (six bytes); `len = 11` is page 2. `N Z V C` are the condition flags. Bit diagrams number the bits of a parcel from 15 at the left.

Cf. lines point to the chapter that explains the matter an instruction touches: the kernel (chapter 6), the multiprocessor model (chapter 7), the bus (chapter 2).

Where the entries are

- Section 9.6, Moves, conversions and address formation: `MOVQ`, `MOVZL`, `LEA`, `MOVUB`
- Section 9.7, Integer arithmetic: `ADD`, `SUB`, `CMP`, `MUL`, `MULH`, `ADDM`, `INC`, `DEC`, `NEG`, `ADC`, `SBC`, `DIV`, `MULHU`, `ABS`, `MIN`, `SET`
- Section 9.8, Logic, shifts and rotates: `BIC`, `BIS`, `BIT`, `XOR`, `AND`, `SHL`, `CLR`, `COM`, `TST`, `ASL`, `ASR`
- Section 9.9, Bits, bytes and text: `CLZ`, `POPCNT`, `BSWAP`, `BITREV`, `ROR`, `RORI`, `RORI32`, `DSHR`, `EXTB`, `INSB`, `XNORPOP`, `CLMULL`, `UTF8LEN`, `UTF8DEC`, `UTF8ENC`
- Section 9.10, Branches and control flow: `BR`, `SOB`, `CBNE`, `BTAG`, `JMP`, `CALL`, `JMPI`, `JTAG`
- Section 9.11, The stack and block operations: `PUSHM`, `POPM`, `PUSH`, `POP`, `MCPY`, `MSET`, `MCMP`, `MSCN`, `MVAL`
- Section 9.12, Floating point: `FADD`, `FCMP`, `FDIV`, `FADD32`, `FMADD`, `FMADD32`, `FNEG`, `FMIN`, `FCLASS`, `FRINT`, `FCVTDQ`, `FSFLAGS`, `FADD16`, `FCVTSH`
- Section 9.13, Atomics and ordering: `CAS`, `SWAP`, `XADD`, `XAND`, `XMAX`, `LL`
- Section 9.14, System instructions, exceptions and interrupts: `NOP`, `RTI`, `RET`, `HALT`, `BPT`, `FENCE`, `WFE`, `SEV`, `TLBIA`, `PUSHX`, `ISYNC`, `HINT`, `MFSR`, `MTPS`, `SPL`, `TRAP`, `TLBI`, `MTASID`, `MTDP`, `MTDMW`, `MFCPUID`, `ICINV`, `PROBER`

The tables

- The second page: one-parcel abbreviations
- Assembler aliases and alternative spellings
- The architectural constants
- The mnemonics, alphabetically
- The opcodes, in order
- The bit layouts of every opcode: a chart for each layout, generated from the grammar


The specification of pdp64/r20 has 270 mnemonic words (234 instructions and 36 aliases) and 45 page-2 opcodes; the reference executor implements 200 of the 234 instructions; the Status line of the entry of each of the rest says that it is not implemented. There are 106 instruction entries, 67 bit-layout charts of the layouts, and an entry for each of the 234 instructions with a chart of each of its 897 forms.

Generated by `tools/mkmanual.py`; do not edit.

The second page: one-parcel abbreviations

Page 2 (`len = 11`) is a second opcode map of 64 one-parcel instructions, 45 of them defined. **Every page-2 instruction is exactly the page-1 instruction it abbreviates**: the same result, the same flags and the same faults. The assembler chooses the shortest encoding, so a mnemonic still assembles to one instruction and a program can never change meaning by using a page-2 form. The opcode numbers of page 2 are independent of those of page 1. `reg` is the register (or the high part of an immediate) named first, `low` the field named second.

Generated by `tools/mkmanual.py` from `spec/pdp64-mnemonics.hbnf` and `tools/manual/isa_entries.py`; do not edit.



Opcode	Name	Operation	reg	low	Long form it abbreviates
000000 (0x00)	ld.q	MOVQ load through (rn)	rd	rn	MOVQ (rn), rd
000001 (0x01)	st.q	MOVQ store through (rn)	rs	rn	MOVQ rs, (rn)
000010 (0x02)	ld.l	MOVL load through (rn)	rd	rn	MOVL (rn), rd
000011 (0x03)	st.l	MOVL store through (rn)	rs	rn	MOVL rs, (rn)
000100 (0x04)	ld.w	MOVW load through (rn)	rd	rn	MOVW (rn), rd
000101 (0x05)	st.w	MOVW store through (rn)	rs	rn	MOVW rs, (rn)
000110 (0x06)	ld.b	MOVB load through (rn)	rd	rn	MOVB (rn), rd
000111 (0x07)	st.b	MOVB store through (rn)	rs	rn	MOVB rs, (rn)
001000 (0x08)	ldz.l	MOVZL load through (rn)	rd	rn	MOVZL (rn), rd
001001 (0x09)	ldz.w	MOVZW load through (rn)	rd	rn	MOVZW (rn), rd
001010 (0x0A)	ldz.b	MOVZB load through (rn)	rd	rn	MOVZB (rn), rd
001011 (0x0B)	lea.sp	LEA 8*d(SP), rd	rd	d (0 to 15)	LEA 8*d(SP), rd
001100 (0x0C)	ldq.sp0	MOVQ load from SP, offset 8*low, 0 to 120	rd	offset / 8	MOVQ d(SP), rd
001101 (0x0D)	ldq.sp1	MOVQ load from SP, offset 8*(16+low), 128 to 248	rd	offset / 8 - 16	MOVQ d(SP), rd
001110 (0x0E)	stq.sp	MOVQ store to SP, offset 8*low, 0 to 120	rs	offset / 8	MOVQ rs, d(SP)
010000 (0x10)	ldl.sp0	MOVL load from SP, offset 4*low, 0 to 60	rd	offset / 4	MOVL d(SP), rd
010001 (0x11)	ldl.sp1	MOVL load from SP, offset 4*(16+low), 64 to 124	rd	offset / 4 - 16	MOVL d(SP), rd
010010 (0x12)	stl.sp0	MOVL store to SP, offset 4*low, 0 to 60	rs	offset / 4	MOVL rs, d(SP)
010011 (0x13)	stl.sp1	MOVL store to SP, offset 4*(16+low), 64 to 124	rs	offset / 4 - 16	MOVL rs, d(SP)
010100 (0x14)	ldq.d1	MOVQ load from rn at offset 8	rd	rn	MOVQ 8(rn), rd
010101 (0x15)	ldq.d2	MOVQ load from rn at offset 16	rd	rn	MOVQ 16(rn), rd
010110 (0x16)	ldq.d3	MOVQ load from rn at offset 24	rd	rn	MOVQ 24(rn), rd
010111 (0x17)	ldq.d4	MOVQ load from rn at offset 32	rd	rn	MOVQ 32(rn), rd
011000 (0x18)	stq.d1	MOVQ store to rn at offset 8	rs	rn	MOVQ rs, 8(rn)
011001 (0x19)	stq.d2	MOVQ store to rn at offset 16	rs	rn	MOVQ rs, 16(rn)
011010 (0x1A)	ldl.d1	MOVL load from rn at offset 4	rd	rn	MOVL 4(rn), rd
011011 (0x1B)	ldl.d2	MOVL load from rn at offset 8	rd	rn	MOVL 8(rn), rd
011100 (0x1C)	ldl.d3	MOVL load from rn at offset 12	rd	rn	MOVL 12(rn), rd
011101 (0x1D)	ldl.d4	MOVL load from rn at offset 16	rd	rn	MOVL 16(rn), rd
011110 (0x1E)	pushm8	push the registers R8 to R15 named by the 8-bit mask reg:low (bit i is R(8+i))	mask high	mask low	PUSHM #(mask << 8)
011111 (0x1F)	popm8	pop the registers named by the mask, as pushm8	mask high	mask low	POPM #(mask << 8)
100000 (0x20)	sub.sp	SUB #(8*n), SP, n = reg:low (0 to 255)	n high	n low	SUB #(8*n), SP
100001 (0x21)	add.sp	ADD #(8*n), SP, n = reg:low	n high	n low	ADD #(8*n), SP
100010 (0x22)	movq.i	MOVQ #imm, rd, imm sign-extended 4 bits (-8 to 7)	rd	imm	MOVQ #imm, rd
100011 (0x23)	shl.i	SHL by low (0 to 15)	rd	count	SHL #n, rd

Opcode	Name	Operation	reg	low	Long form it abbreviates
100100 (0x24)	shr.i	SHR by low (0 to 15)	rd	count	SHR #n, rd
100101 (0x25)	sar.i	SAR by low (0 to 15)	rd	count	SAR #n, rd
100110 (0x26)	and.i	AND with a 4-bit sign-extended immediate	rd	imm	AND #imm, rd
100111 (0x27)	bis.i	BIS with a 4-bit sign-extended immediate	rd	imm	BIS #imm, rd
101000 (0x28)	xor.i	XOR with a 4-bit sign-extended immediate	rd	imm	XOR #imm, rd

Opcode	Name	Operation	reg	low	Long form it abbreviates
101001 (0x29)	add.i	ADD with a 4-bit sign-extended immediate	rd	imm	ADD #imm, rd
101010 (0x2A)	pushx	PUSHX (reg and low zero)	0	0	SYSX sub-opcode 0
101011 (0x2B)	popx	POPX (reg and low zero)	0	0	SYSX sub-opcode 1
101100 (0x2C)	isync	ISYNC (reg and low zero)	0	0	SYSX sub-opcode 2
101101 (0x2D)	hint	HINT #n, n = reg:low (0 to 255)	n high	n low	SYSX sub-opcode 3

Every page-2 opcode not listed (001111 (0x0F) and 101110 (0x2E) to 111111 (0x3F), 19 of 64) is reserved; a reserved page-2 opcode is an illegal-instruction abort.

Why there is a second page

Instructions are at most six bytes: an eight-byte form would serve 48-bit immediates and 44-bit displacements, and only 49 of 373,635 compiled instructions (0.013%) would use it. The length code 11 is therefore a second page of one-parcel instructions, each an exact abbreviation of a long form, chosen from the forms the compiler emits most. The estimate from static counts on the 827-file corpus is about 118 KB, 7% of the 1.67 MB image. The rule that governs the page: a page-2 instruction has the same result, flags and faults as the long form it abbreviates, so the assembler choosing the shortest encoding can never change what a program does.

Assembler aliases and old spellings

A mnemonic that assembles to another instruction. One mnemonic is one instruction (section 9.18); the disassembler never prints an alias.

Generated by `tools/mkmanual.py` *from* `spec/pdp64-mnemonics.hbnf`*; do not edit.*

Written	Assembles to	Group
BHIS	BCC	branch
BLO	BCS	branch
CBHIS	CBCC	cbranch
CBLO	CBCS	cbranch
FADDD	FADD	alu
FADDS	FADD32	fesc
FCLASSD	FCLASS	fesc
FCLASSS	FCLASS32	fesc
FCMPD	FCMP	alu
FCMPS	FCMP32	fesc
FDIVD	FDIV	fesc
FDIVS	FDIV32	fesc
FMADDD	FMADD	fesc
FMADDS	FMADD32	fesc
FMAXD	FMAX	fesc
FMIND	FMIN	fesc
FMSUBD	FMSUB	fesc
FMSUBS	FMSUB32	fesc
FMULD	FMUL	alu
FMULS	FMUL32	fesc
FNMADDD	FNMADD	fesc
FNMADDS	FNMADD32	fesc
FNMSUBD	FNMSUB	fesc
FNMSUBS	FNMSUB32	fesc
FRINTD	FRINT	fesc
FRINTDA	FRINTA	fesc
FRINTDM	FRINTM	fesc
FRINTDP	FRINTP	fesc
FRINTDZ	FRINTZ	fesc
FSQRTD	FSQRT	fesc
FSQRTS	FSQRT32	fesc
FSUBD	FSUB	alu
FSUBS	FSUB32	fesc
MULU	MUL	alu
ROL	RORI	besc
WAIT	WFE	sys-none
ROL rs, #n, rd	RORI rs, #(64-n), rd	assembler, immediate count only

The architectural constants

The numbers of the processor status word, the modes, the exception vectors, the page-table entry, the memory types, the translation geometry, the system registers, the addressing modes and the condition codes, each read from the machine-readable specification (`spec/pdp64-system.hbnf` and `spec/pdp64-mnemonics.hbnf`).
Generated by `tools/mkmanual.py`; do not edit.

The processor status word (16 bits)

Field	Bit	Width	Meaning
C	0	1	carry (borrow after a subtract)
V	1	1	signed overflow
Z	2	1	zero
N	3	1	negative
T	4	1	trace: take a trace trap after the next instruction
PRI	5	3	interrupt priority level, 0 to 7
MODE	8	2	current mode
PREV	10	2	previous mode (the mode before the last exception)

Bits 12 to 15 are reserved and read as zero. Bit 12 is the user-memory guard UA.

The modes

Mode	Value
kernel	0
supervisor	1
user	3

Value 2 is reserved: loading it into either mode field of the status word is an illegal instruction.

The exception vectors

The table has 512 entries of eight bytes at the physical address `VBR + 8 * vector`; ECAUSE equals the vector number.

Vector	Number	Cause
RESET	0	processor reset: the first instruction fetch
ILLEGAL	2	a reserved or undefined opcode, a reserved encoding or an unassigned system register
PRIVILEGED	3	a system instruction executed outside kernel mode
MISALIGNED	4	a data access whose address is not a multiple of its size (the MOVU forms excepted)
NONCANONICAL	5	a virtual address whose bits 63 to 39 differ from bit 38
IFAULT	6	instruction fetch from a page that is not mapped
LFAULT	7	load from a page that is not mapped
SFAULT	8	store to a page that is not mapped
IPROT	9	instruction fetch denied by the page permissions
LPROT	10	load denied by the page permissions
SPROT	11	store denied by the page permissions
DIVZERO	12	division by zero (DIV, DIVU, MOD, MODU)
BUSFAULT	13	a read of non-existent memory (a precise abort)
LPAD	14	an indirect transfer that did not land on LPAD (enforcement off in ABI version 1)
BPT	15	the BPT instruction
TIMER	32	the timer interrupt (level 6)
COUNT	512	the number of vectors; the table has this many eight-byte entries

The page-table entry (64 bits)

Field	Bit	Width	Meaning
`V`	0	1	valid
`R`	1	1	readable
`W`	2	1	writable
`X`	3	1	executable
`U`	4	1	accessible from user mode
`G`	5	1	global: ignores the ASID
`A`	6	1	accessed (managed by software)
`D`	7	1	dirty (managed by software)
`MT`	8	2	memory type
`PPN`	12	28	physical page number: physical address bits 12 to 39, in place

A non-leaf entry has `V` = 1 and `R` = `W` = `X` = 0 and points to the next table. Every bit not named is zero.

The memory types (`MT`)

Type	Value
cached	0
uncached	1
device	2

The translation geometry

Quantity	Value
levels	3

The system registers (`MFSR`, `MTSR`)

Name	Number	Access
`PTBR`	0	read and write
`EPC`	1	read and write
`EVA`	2	read only
`ECAUSE`	3	read only
`DMW0`	4	read and write
`DMW1`	5	read and write
`USP`	6	read and write
`SSP`	7	read and write
`EPSW`	8	read and write
`VBR`	9	read and write
`MMUCTL`	10	read and write
`ASID`	11	read and write
`CPUID`	12	read only

The addressing modes

Mode	Value
base	`0000`
index	`0001`
pcrel	`0010`
dp	`0011`
imm	`0100`
abs	`0101`
postinc	`0110`
predec	`0111`

Modes `1000` to `1111` are reserved. The syntax and the parcel layout of each mode are in section 9.5.

The condition codes

Name	Number	Aliases
`al`	0	
`ne`	1	
`eq`	2	
`pl`	3	
`mi`	4	
`vc`	5	
`vs`	6	
`cc`	7	`hs`
`cs`	8	`lo`
`ge`	9	
`lt`	10	
`gt`	11	
`le`	12	
`hi`	13	
`los`	14	

The mnemonics, alphabetically

Generated by `tools/mkmanual.py`; do not edit.

Mnemonic	Entry	Opcode	Sub	Layouts	Group
ABS	ABS (section 9.7)	001110 (0x0E)	00001000 (0x08)	2, entry	Arithmetic (AESC)
ADC	ADC (section 9.7)	010011 (0x13)	0110 (0x6)	9, entry	Single operand (SOP)
ADD	ADD (section 9.7)	010110 (0x16)		9, entry	Moves, address formation and the ALU
ADDM	ADDM (section 9.7)	001111 (0x0F)	00001000 (0x08)	2, entry	Memory escape (MESC)
AND	AND (section 9.8)	011101 (0x1D)		9, entry	Moves, address formation and the ALU
ASL	ASL (section 9.8)	010011 (0x13)	1000 (0x8)	9, entry	Single operand (SOP)
ASR	ASR (section 9.8)	010011 (0x13)	1001 (0x9)	9, entry	Single operand (SOP)
BCC	BCC (section 9.10)	110111 (0x37)		3, entry	Branches
BCS	BCC (section 9.10)	111000 (0x38)		3, entry	Branches
BEQ	BCC (section 9.10)	110010 (0x32)		3, entry	Branches
BGE	BCC (section 9.10)	111001 (0x39)		3, entry	Branches
BGT	BCC (section 9.10)	111011 (0x3B)		3, entry	Branches
BHI	BCC (section 9.10)	111101 (0x3D)		3, entry	Branches
BHIS (alias of BCC)	BCC (section 9.10)	110111 (0x37)		3, entry	Branches
BIC	BIC (section 9.8)	011000 (0x18)		9, entry	Moves, address formation and the ALU
BICM	ADDM (section 9.7)	001111 (0x0F)	00001010 (0x0A)	2, entry	Memory escape (MESC)
BIS	BIS (section 9.8)	011001 (0x19)		9, entry	Moves, address formation and the ALU
BISM	ADDM (section 9.7)	001111 (0x0F)	00001011 (0x0B)	2, entry	Memory escape (MESC)
BIT	BIT (section 9.8)	011011 (0x1B)		9, entry	Moves, address formation and the ALU
BITREV	BITREV (section 9.9)	001100 (0x0C)	00001000 (0x08)	2, entry	Bits and fields (BESC)
BLE	BCC (section 9.10)	111100 (0x3C)		3, entry	Branches
BLO (alias of BCS)	BCC (section 9.10)	111000 (0x38)		3, entry	Branches
BLOS	BCC (section 9.10)	111110 (0x3E)		3, entry	Branches
BLT	BCC (section 9.10)	111010 (0x3A)		3, entry	Branches
BMI	BCC (section 9.10)	110100 (0x34)		3, entry	Branches
BNE	BCC (section 9.10)	110001 (0x31)		3, entry	Branches
BNTAG	BTAG (section 9.10)	010101 (0x15)	00000001 (0x01)	2, entry	Branches
BPL	BCC (section 9.10)	110011 (0x33)		3, entry	Branches
BPT	BPT (section 9.14)	010100 (0x14)	0101 (0x5)	3, entry	System (SYS)
BR	BCC (section 9.10)	110000 (0x30)		3, entry	Branches
BSWAP	BSWAP (section 9.9)	001100 (0x0C)	00000101 (0x05)	2, entry	Bits and fields (BESC)
BSWAPL	BSWAP (section 9.9)	001100 (0x0C)	00000111 (0x07)	2, entry	Bits and fields (BESC)
BSWAPW	BSWAP (section 9.9)	001100 (0x0C)	00000110 (0x06)	2, entry	Bits and fields (BESC)
BTAG	BTAG (section 9.10)	010101 (0x15)	00000000 (0x00)	2, entry	Branches
BVC	BCC (section 9.10)	110101 (0x35)		3, entry	Branches
BVS	BCC (section 9.10)	110110 (0x36)		3, entry	Branches
CALL	CALL (section 9.10)	010011 (0x13)	1101 (0xD)	9, entry	Single operand (SOP)
CALLI	JMPI (section 9.10)	010010 (0x12)	0001 (0x1)	9, entry	Indirect transfers (XFER)
CAS	CAS (section 9.13)	010001 (0x11)	00000000 (0x00)	2, entry	Atomics (ATOM)
CASDB	CAS (section 9.13)	010001 (0x11)	00000001 (0x01)	2, entry	Atomics (ATOM)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
CBCC	CBCC (section 9.10)	101000 (0x28)	00000111 (0x07)	5, entry	Branches
CBCS	CBCC (section 9.10)	101000 (0x28)	00001000 (0x08)	5, entry	Branches
CBEQ	CBCC (section 9.10)	101000 (0x28)	00000010 (0x02)	5, entry	Branches
CBGE	CBCC (section 9.10)	101000 (0x28)	00001001 (0x09)	5, entry	Branches

Mnemonic	Entry	Opcode	Sub	Layouts	Group
CBGT	CBCC (section 9.10)	101000 (0x28)	00001011 (0x0B)	5, entry	Branches
CBHI	CBCC (section 9.10)	101000 (0x28)	00001101 (0x0D)	5, entry	Branches
CBHIS (alias of CBCC)	CBCC (section 9.10)	101000 (0x28)	00000111 (0x07)	5, entry	Branches
CBLE	CBCC (section 9.10)	101000 (0x28)	00001100 (0x0C)	5, entry	Branches
CBLO (alias of CBCS)	CBCC (section 9.10)	101000 (0x28)	00001000 (0x08)	5, entry	Branches
CBLOS	CBCC (section 9.10)	101000 (0x28)	00001110 (0x0E)	5, entry	Branches
CBLT	CBCC (section 9.10)	101000 (0x28)	00001010 (0x0A)	5, entry	Branches
CBMI	CBCC (section 9.10)	101000 (0x28)	00000100 (0x04)	5, entry	Branches
CBNE	CBCC (section 9.10)	101000 (0x28)	00000001 (0x01)	5, entry	Branches
CBPL	CBCC (section 9.10)	101000 (0x28)	00000011 (0x03)	5, entry	Branches
CBVC	CBCC (section 9.10)	101000 (0x28)	00000101 (0x05)	5, entry	Branches
CBVS	CBCC (section 9.10)	101000 (0x28)	00000110 (0x06)	5, entry	Branches
CLMULH	CLMUL (section 9.9)	001100 (0x0C)	00110010 (0x32)	2, entry	Bits and fields (BESC)
CLMULL	CLMUL (section 9.9)	001100 (0x0C)	00110001 (0x31)	2, entry	Bits and fields (BESC)
CLO	COUNT (section 9.9)	001100 (0x0C)	00000010 (0x02)	2, entry	Bits and fields (BESC)
CLR	CLR (section 9.8)	010011 (0x13)	0000 (0x0)	9, entry	Single operand (SOP)
CLZ	COUNT (section 9.9)	001100 (0x0C)	00000000 (0x00)	2, entry	Bits and fields (BESC)
CMP	CMP (section 9.7)	011010 (0x1A)		9, entry	Moves, address formation and the ALU
COM	COM (section 9.8)	010011 (0x13)	0001 (0x1)	9, entry	Single operand (SOP)
CTO	COUNT (section 9.9)	001100 (0x0C)	00000011 (0x03)	2, entry	Bits and fields (BESC)
CTZ	COUNT (section 9.9)	001100 (0x0C)	00000001 (0x01)	2, entry	Bits and fields (BESC)
DEC	DEC (section 9.7)	010011 (0x13)	0011 (0x3)	9, entry	Single operand (SOP)
DIV	DIV (section 9.7)	001110 (0x0E)	00000000 (0x00)	2, entry	Arithmetic (AESC)
DIVU	DIV (section 9.7)	001110 (0x0E)	00000001 (0x01)	2, entry	Arithmetic (AESC)
DSHR	DSHR (section 9.9)	001100 (0x0C)	00100000 (0x20)	2, entry	Bits and fields (BESC)
EXTB	EXTB (section 9.9)	001100 (0x0C)	00100001 (0x21)	2, entry	Bits and fields (BESC)
EXTZB	EXTB (section 9.9)	001100 (0x0C)	00100010 (0x22)	2, entry	Bits and fields (BESC)
FABS	FSIGN (section 9.12)	010000 (0x10)	00100001 (0x21)	2, entry	Floating point (FESC)
FADD	FADD (section 9.12)	100100 (0x24)		9, entry	Moves, address formation and the ALU
FADD16	FHALF (section 9.12)	010000 (0x10)	01010000 (0x50)	2, entry	Floating point (FESC)
FADD32	FSINGLE (section 9.12)	010000 (0x10)	00001000 (0x08)	2, entry	Floating point (FESC)
FADDD (alias of FADD)	FADD (section 9.12)	100100 (0x24)		9, entry	Moves, address formation and the ALU
FADDS (alias of FADD32)	FSINGLE (section 9.12)	010000 (0x10)	00001000 (0x08)	2, entry	Floating point (FESC)
FCLASS	FCLASS (section 9.12)	010000 (0x10)	00101000 (0x28)	2, entry	Floating point (FESC)
FCLASS16	FCLASS (section 9.12)	010000 (0x10)	01011100 (0x5C)	2, entry	Floating point (FESC)
FCLASS32	FCLASS (section 9.12)	010000 (0x10)	00101001 (0x29)	2, entry	Floating point (FESC)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
FCLASSD (alias of FCLASS)	FCLASS (section 9.12)	010000 (0x10)	00101000 (0x28)	2, entry	Floating point (FESC)
FCLASSS (alias of FCLASS32)	FCLASS (section 9.12)	010000 (0x10)	00101001 (0x29)	2, entry	Floating point (FESC)
FCMP	FCMP (section 9.12)	100111 (0x27)		9, entry	Moves, address formation and the ALU
FCMP16	FHALF (section 9.12)	010000 (0x10)	01010101 (0x55)	2, entry	Floating point (FESC)
FCMP32	FSINGLE (section 9.12)	010000 (0x10)	00001101 (0x0D)	2, entry	Floating point (FESC)
FCMPD (alias of FCMP)	FCMP (section 9.12)	100111 (0x27)		9, entry	Moves, address formation and the ALU
FCMPS (alias of FCMP32)	FSINGLE (section 9.12)	010000 (0x10)	00001101 (0x0D)	2, entry	Floating point (FESC)
FCOPYSIGN	FSIGN (section 9.12)	010000 (0x10)	00100010 (0x22)	2, entry	Floating point (FESC)
FCVTDH	FCVTH (section 9.12)	010000 (0x10)	01100010 (0x62)	2, entry	Floating point (FESC)
FCVTDQ	FCVT (section 9.12)	010000 (0x10)	00111000 (0x38)	2, entry	Floating point (FESC)
FCVTDQU	FCVT (section 9.12)	010000 (0x10)	00111110 (0x3E)	2, entry	Floating point (FESC)
FCVTDS	FCVT (section 9.12)	010000 (0x10)	00111010 (0x3A)	2, entry	Floating point (FESC)
FCVTHD	FCVTH (section 9.12)	010000 (0x10)	01100011 (0x63)	2, entry	Floating point (FESC)
FCVTHL	FCVTH (section 9.12)	010000 (0x10)	01100100 (0x64)	2, entry	Floating point (FESC)
FCVTHS	FCVTH (section 9.12)	010000 (0x10)	01100001 (0x61)	2, entry	Floating point (FESC)
FCVTLH	FCVTH (section 9.12)	010000 (0x10)	01100101 (0x65)	2, entry	Floating point (FESC)
FCVTLS	FCVT (section 9.12)	010000 (0x10)	00111101 (0x3D)	2, entry	Floating point (FESC)
FCVTQD	FCVT (section 9.12)	010000 (0x10)	00111001 (0x39)	2, entry	Floating point (FESC)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
FCVTQUD	FCVT (section 9.12)	010000 (0x10)	00111111 (0x3F)	2, entry	Floating point (FESC)
FCVTSD	FCVT (section 9.12)	010000 (0x10)	00111011 (0x3B)	2, entry	Floating point (FESC)
FCVTSH	FCVTH (section 9.12)	010000 (0x10)	01100000 (0x60)	2, entry	Floating point (FESC)
FCVTSL	FCVT (section 9.12)	010000 (0x10)	00111100 (0x3C)	2, entry	Floating point (FESC)
FDIV	FDIV (section 9.12)	010000 (0x10)	00000000 (0x00)	2, entry	Floating point (FESC)
FDIV16	FHALF (section 9.12)	010000 (0x10)	01010011 (0x53)	2, entry	Floating point (FESC)
FDIV32	FSINGLE (section 9.12)	010000 (0x10)	00001011 (0x0B)	2, entry	Floating point (FESC)
FDIVD (alias of FDIV)	FDIV (section 9.12)	010000 (0x10)	00000000 (0x00)	2, entry	Floating point (FESC)
FDIVS (alias of FDIV32)	FSINGLE (section 9.12)	010000 (0x10)	00001011 (0x0B)	2, entry	Floating point (FESC)
FENCE	FENCE (section 9.14)	010100 (0x14)	0110 (0x6)	3, entry	System (SYS)
FMADD	FMADD (section 9.12)	010000 (0x10)	00010000 (0x10)	2, entry	Floating point (FESC)
FMADD16	FHALF (section 9.12)	010000 (0x10)	01011000 (0x58)	2, entry	Floating point (FESC)
FMADD32	FMADD32 (section 9.12)	010000 (0x10)	00011000 (0x18)	2, entry	Floating point (FESC)
FMADDD (alias of FMADD)	FMADD (section 9.12)	010000 (0x10)	00010000 (0x10)	2, entry	Floating point (FESC)
FMADDS (alias of FMADD32)	FMADD32 (section 9.12)	010000 (0x10)	00011000 (0x18)	2, entry	Floating point (FESC)
FMAX	FMIN (section 9.12)	010000 (0x10)	00100100 (0x24)	2, entry	Floating point (FESC)
FMAXD (alias of FMAX)	FMIN (section 9.12)	010000 (0x10)	00100100 (0x24)	2, entry	Floating point (FESC)
FMIN	FMIN (section 9.12)	010000 (0x10)	00100011 (0x23)	2, entry	Floating point (FESC)
FMIND (alias of FMIN)	FMIN (section 9.12)	010000 (0x10)	00100011 (0x23)	2, entry	Floating point (FESC)
FMSUB	FMADD (section 9.12)	010000 (0x10)	00010001 (0x11)	2, entry	Floating point (FESC)
FMSUB16	FHALF (section 9.12)	010000 (0x10)	01011001 (0x59)	2, entry	Floating point (FESC)
FMSUB32	FMADD32 (section 9.12)	010000 (0x10)	00011001 (0x19)	2, entry	Floating point (FESC)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
FMSUBD (alias of FMSUB)	FMADD (section 9.12)	010000 (0x10)	00010001 (0x11)	2, entry	Floating point (FESC)
FMSUBS (alias of FMSUB32)	FMADD32 (section 9.12)	010000 (0x10)	00011001 (0x19)	2, entry	Floating point (FESC)
FMUL	FADD (section 9.12)	100110 (0x26)		9, entry	Moves, address formation and the ALU
FMUL16	FHALF (section 9.12)	010000 (0x10)	01010010 (0x52)	2, entry	Floating point (FESC)
FMUL32	FSINGLE (section 9.12)	010000 (0x10)	00001010 (0x0A)	2, entry	Floating point (FESC)
FMULD (alias of FMUL)	FADD (section 9.12)	100110 (0x26)		9, entry	Moves, address formation and the ALU
FMULS (alias of FMUL32)	FSINGLE (section 9.12)	010000 (0x10)	00001010 (0x0A)	2, entry	Floating point (FESC)
FNEG	FSIGN (section 9.12)	010000 (0x10)	00100000 (0x20)	2, entry	Floating point (FESC)
FNMADD	FMADD (section 9.12)	010000 (0x10)	00010010 (0x12)	2, entry	Floating point (FESC)
FNMADD16	FHALF (section 9.12)	010000 (0x10)	01011010 (0x5A)	2, entry	Floating point (FESC)
FNMADD32	FMADD32 (section 9.12)	010000 (0x10)	00011010 (0x1A)	2, entry	Floating point (FESC)
FNMADDD (alias of FNMADD)	FMADD (section 9.12)	010000 (0x10)	00010010 (0x12)	2, entry	Floating point (FESC)
FNMADDS (alias of FNMADD32)	FMADD32 (section 9.12)	010000 (0x10)	00011010 (0x1A)	2, entry	Floating point (FESC)
FNMSUB	FMADD (section 9.12)	010000 (0x10)	00010011 (0x13)	2, entry	Floating point (FESC)
FNMSUB16	FHALF (section 9.12)	010000 (0x10)	01011011 (0x5B)	2, entry	Floating point (FESC)
FNMSUB32	FMADD32 (section 9.12)	010000 (0x10)	00011011 (0x1B)	2, entry	Floating point (FESC)
FNMSUBD (alias of FNMSUB)	FMADD (section 9.12)	010000 (0x10)	00010011 (0x13)	2, entry	Floating point (FESC)
FNMSUBS (alias of FNMSUB32)	FMADD32 (section 9.12)	010000 (0x10)	00011011 (0x1B)	2, entry	Floating point (FESC)
FRINT	FRINT (section 9.12)	010000 (0x10)	00110000 (0x30)	2, entry	Floating point (FESC)
FRINTA	FRINT (section 9.12)	010000 (0x10)	00110100 (0x34)	2, entry	Floating point (FESC)
FRINTD (alias of FRINT)	FRINT (section 9.12)	010000 (0x10)	00110000 (0x30)	2, entry	Floating point (FESC)
FRINTDA (alias of FRINTA)	FRINT (section 9.12)	010000 (0x10)	00110100 (0x34)	2, entry	Floating point (FESC)
FRINTDM (alias of FRINTM)	FRINT (section 9.12)	010000 (0x10)	00110010 (0x32)	2, entry	Floating point (FESC)
FRINTDP (alias of FRINTP)	FRINT (section 9.12)	010000 (0x10)	00110011 (0x33)	2, entry	Floating point (FESC)
FRINTDZ (alias of FRINTZ)	FRINT (section 9.12)	010000 (0x10)	00110001 (0x31)	2, entry	Floating point (FESC)
FRINTM	FRINT (section 9.12)	010000 (0x10)	00110010 (0x32)	2, entry	Floating point (FESC)
FRINTP	FRINT (section 9.12)	010000 (0x10)	00110011 (0x33)	2, entry	Floating point (FESC)
FRINTZ	FRINT (section 9.12)	010000 (0x10)	00110001 (0x31)	2, entry	Floating point (FESC)
FSFLAGS	FSFLAGS (section 9.12)	010000 (0x10)	01000000 (0x40)	2, entry	Floating point (FESC)
FSQRT	FDIV (section 9.12)	010000 (0x10)	00000001 (0x01)	2, entry	Floating point (FESC)
FSQRT16	FHALF (section 9.12)	010000 (0x10)	01010100 (0x54)	2, entry	Floating point (FESC)
FSQRT32	FSINGLE (section 9.12)	010000 (0x10)	00001100 (0x0C)	2, entry	Floating point (FESC)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
FSQRTD (alias of FSQRT)	FDIV (section 9.12)	010000 (0x10)	00000001 (0x01)	2, entry	Floating point (FESC)
FSQRTS (alias of FSQRT32)	FSINGLE (section 9.12)	010000 (0x10)	00001100 (0x0C)	2, entry	Floating point (FESC)
FSUB	FADD (section 9.12)	100101 (0x25)		9, entry	Moves, address formation and the ALU
FSUB16	FHALF (section 9.12)	010000 (0x10)	01010001 (0x51)	2, entry	Floating point (FESC)
FSUB32	FSINGLE (section 9.12)	010000 (0x10)	00001001 (0x09)	2, entry	Floating point (FESC)
FSUBD (alias of FSUB)	FADD (section 9.12)	100101 (0x25)		9, entry	Moves, address formation and the ALU
FSUBS (alias of FSUB32)	FSINGLE (section 9.12)	010000 (0x10)	00001001 (0x09)	2, entry	Floating point (FESC)
HALT	HALT (section 9.14)	010100 (0x14)	0100 (0x4)	3, entry	System (SYS)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
HINT	HINT (section 9.14)	010100 (0x14)	0011 (0x3)	2, entry	System (SYS)
ICINV	ICINV (section 9.14)	010100 (0x14)	1100 (0xC)	3, entry	System (SYS)
ICINVA	TLBA (section 9.14)	010100 (0x14)	1100 (0xC)	3, entry	System (SYS)
INC	INC (section 9.7)	010011 (0x13)	0010 (0x2)	9, entry	Single operand (SOP)
INSB	INSB (section 9.9)	001100 (0x0C)	00100011 (0x23)	2, entry	Bits and fields (BESC)
ISYNC	ISYNC (section 9.14)	010100 (0x14)	0010 (0x2)	2, entry	System (SYS)
JMP	JMP (section 9.10)	010011 (0x13)	1100 (0xC)	9, entry	Single operand (SOP)
JMPI	JMPI (section 9.10)	010010 (0x12)	0000 (0x0)	9, entry	Indirect transfers (XFER)
JTAG	JTAG (section 9.10)	010010 (0x12)	0010 (0x2)	9, entry	Indirect transfers (XFER)
LEA	LEA (section 9.6)	001011 (0x0B)		9, entry	Moves, address formation and the ALU
LL	LLSC (section 9.13)	010001 (0x11)	00100000 (0x20)	2, entry	Atomics (ATOM)
LPAD	NOP (section 9.14)	010100 (0x14)	1001 (0x9)	3, entry	System (SYS)
MAX	MINMAX (section 9.7)	001110 (0x0E)	00010010 (0x12)	2, entry	Arithmetic (AESC)
MAXU	MINMAX (section 9.7)	001110 (0x0E)	00010011 (0x13)	2, entry	Arithmetic (AESC)
MCMP	MCMP (section 9.11)	001101 (0x0D)	00000011 (0x03)	2, entry	Block memory (MBLK)
MCPY	MCPY (section 9.11)	001101 (0x0D)	00000000 (0x00)	2, entry	Block memory (MBLK)
MFASID	MTASID (section 9.14)	010100 (0x14)	0111 (0x7)	3, entry	System (SYS)
MFCPUID	MFCPUID (section 9.14)	010100 (0x14)	1011 (0xB)	3, entry	System (SYS)
MFDP	MTDP (section 9.14)	010100 (0x14)	1001 (0x9)	3, entry	System (SYS)
MFPS	MTPS (section 9.14)	010100 (0x14)	0010 (0x2)	3, entry	System (SYS)
MFSR	MFSR (section 9.14)	010100 (0x14)	1101 (0xD)	2, entry	System (SYS)
MIN	MINMAX (section 9.7)	001110 (0x0E)	00010000 (0x10)	2, entry	Arithmetic (AESC)
MINU	MINMAX (section 9.7)	001110 (0x0E)	00010001 (0x11)	2, entry	Arithmetic (AESC)
MMOV	MCPY (section 9.11)	001101 (0x0D)	00000001 (0x01)	2, entry	Block memory (MBLK)
MOD	DIV (section 9.7)	001110 (0x0E)	00000010 (0x02)	2, entry	Arithmetic (AESC)
MODU	DIV (section 9.7)	001110 (0x0E)	00000011 (0x03)	2, entry	Arithmetic (AESC)
MOVB	MOV (section 9.6)	000110 (0x06)		9, entry	Moves, address formation and the ALU
MOVL	MOV (section 9.6)	000010 (0x02)		9, entry	Moves, address formation and the ALU
MOVQ	MOV (section 9.6)	000000 (0x00)		9, entry	Moves, address formation and the ALU
MOVUB	MOVU (section 9.6)	001111 (0x0F)	00000000 (0x00)	2, entry	Memory escape (MESC)
MOVUL	MOVU (section 9.6)	001111 (0x0F)	00000100 (0x04)	2, entry	Memory escape (MESC)
MOVUQ	MOVU (section 9.6)	001111 (0x0F)	00000110 (0x06)	2, entry	Memory escape (MESC)
MOVUW	MOVU (section 9.6)	001111 (0x0F)	00000010 (0x02)	2, entry	Memory escape (MESC)
MOVW	MOV (section 9.6)	000100 (0x04)		9, entry	Moves, address formation and the ALU
MOVZB	MOVZ (section 9.6)	001010 (0x0A)		9, entry	Moves, address formation and the ALU
MOVZL	MOVZ (section 9.6)	001000 (0x08)		9, entry	Moves, address formation and the ALU
MOVZW	MOVZ (section 9.6)	001001 (0x09)		9, entry	Moves, address formation and the ALU
MSCN	MSCN (section 9.11)	001101 (0x0D)	00000100 (0x04)	2, entry	Block memory (MBLK)
MSCNN	MSCN (section 9.11)	001101 (0x0D)	00000101 (0x05)	2, entry	Block memory (MBLK)
MSET	MSET (section 9.11)	001101 (0x0D)	00000010 (0x02)	2, entry	Block memory (MBLK)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
MTASID	MTASID (section 9.14)	010100 (0x14)	0110 (0x6)	3, entry	System (SYS)
MTDMW	MTDMW (section 9.14)	010100 (0x14)	1010 (0xA)	3, entry	System (SYS)
MTDP	MTDP (section 9.14)	010100 (0x14)	1000 (0x8)	3, entry	System (SYS)
MTPS	MTPS (section 9.14)	010100 (0x14)	0001 (0x1)	3, entry	System (SYS)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
MTSR	MFSR (section 9.14)	010100 (0x14)	1110 (0xE)	2, entry	System (SYS)
MUL	MUL (section 9.7)	011110 (0x1E)		9, entry	Moves, address formation and the ALU
MULH	MULH (section 9.7)	011111 (0x1F)		9, entry	Moves, address formation and the ALU
MULHU	MULHU (section 9.7)	001110 (0x0E)	00000100 (0x04)	2, entry	Arithmetic (AESC)
MULU (alias of MUL)	MUL (section 9.7)	011110 (0x1E)		9, entry	Moves, address formation and the ALU
MVAL	MVAL (section 9.11)	001101 (0x0D)	00000110 (0x06)	2, entry	Block memory (MBLK)
NEG	NEG (section 9.7)	010011 (0x13)	0100 (0x4)	9, entry	Single operand (SOP)
NOP	NOP (section 9.14)	010100 (0x14)	0000 (0x0)	3, entry	System (SYS)
POP	POP (section 9.11)	010011 (0x13)	1111 (0xF)	9, entry	Single operand (SOP)
POPCNT	POPCNT (section 9.9)	001100 (0x0C)	00000100 (0x04)	2, entry	Bits and fields (BESC)
POPM	POPM (section 9.11)	010011 (0x13)	1011 (0xB)	9, entry	Single operand (SOP)
POPX	PUSHX (section 9.14)	010100 (0x14)	0001 (0x1)	2, entry	System (SYS)
PROBER	PROBE (section 9.14)	010100 (0x14)	1101 (0xD)	3, entry	System (SYS)
PROBEW	PROBE (section 9.14)	010100 (0x14)	1110 (0xE)	3, entry	System (SYS)
PUSH	PUSH (section 9.11)	010011 (0x13)	1110 (0xE)	9, entry	Single operand (SOP)
PUSHM	PUSHM (section 9.11)	010011 (0x13)	1010 (0xA)	9, entry	Single operand (SOP)
PUSHX	PUSHX (section 9.14)	010100 (0x14)	0000 (0x0)	2, entry	System (SYS)
RET	RET (section 9.14)	010100 (0x14)	0011 (0x3)	3, entry	System (SYS)
ROL (alias of RORI)	RORI (section 9.9)	001100 (0x0C)	00010001 (0x11)	2, entry	Bits and fields (BESC)
ROR	ROR (section 9.9)	001100 (0x0C)	00010000 (0x10)	2, entry	Bits and fields (BESC)
RORI	RORI (section 9.9)	001100 (0x0C)	00010001 (0x11)	2, entry	Bits and fields (BESC)
RORI32	RORI32 (section 9.9)	001100 (0x0C)	00010010 (0x12)	2, entry	Bits and fields (BESC)
RTI	RTI (section 9.14)	010100 (0x14)	0001 (0x1)	3, entry	System (SYS)
RTT	RTI (section 9.14)	010100 (0x14)	0010 (0x2)	3, entry	System (SYS)
SAR	SHIFT (section 9.8)	100010 (0x22)		9, entry	Moves, address formation and the ALU
SBC	SBC (section 9.7)	010011 (0x13)	0111 (0x7)	9, entry	Single operand (SOP)
SC	LLSC (section 9.13)	010001 (0x11)	00100001 (0x21)	2, entry	Atomics (ATOM)
SET	SET (section 9.7)	001110 (0x0E)	00100000 (0x20)	2, entry	Arithmetic (AESC)
SEV	SEV (section 9.14)	010100 (0x14)	1000 (0x8)	3, entry	System (SYS)
SHL	SHIFT (section 9.8)	100000 (0x20)		9, entry	Moves, address formation and the ALU
SHR	SHIFT (section 9.8)	100001 (0x21)		9, entry	Moves, address formation and the ALU
SOB	SOB (section 9.10)	111111 (0x3F)	00111111 (0x3F)	2, entry	Branches
SPL	SPL (section 9.14)	010100 (0x14)	0011 (0x3)	3, entry	System (SYS)
SUB	SUB (section 9.7)	010111 (0x17)		9, entry	Moves, address formation and the ALU
SUBM	ADDM (section 9.7)	001111 (0x0F)	00001001 (0x09)	2, entry	Memory escape (MESC)
SWAP	SWAP (section 9.13)	010001 (0x11)	00000010 (0x02)	2, entry	Atomics (ATOM)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
SWAPDB	SWAP (section 9.13)	010001 (0x11)	00000011 (0x03)	2, entry	Atomics (ATOM)
TLBI	TLBI (section 9.14)	010100 (0x14)	0101 (0x5)	3, entry	System (SYS)
TLBIA	TLBA (section 9.14)	010100 (0x14)	1010 (0xA)	3, entry	System (SYS)
TLBSYNC	TLBA (section 9.14)	010100 (0x14)	1011 (0xB)	3, entry	System (SYS)
TRAP	TRAP (section 9.14)	010100 (0x14)	0100 (0x4)	3, entry	System (SYS)
TRAPL	TRAP (section 9.14)	010100 (0x14)	1111 (0xF)	3, entry	System (SYS)
TST	TST (section 9.8)	010011 (0x13)	0101 (0x5)	9, entry	Single operand (SOP)
UTF8DEC	UTF8DEC (section 9.9)	001100 (0x0C)	01000001 (0x41)	2, entry	Bits and fields (BESC)
UTF8ENC	UTF8ENC (section 9.9)	001100 (0x0C)	01000010 (0x42)	2, entry	Bits and fields (BESC)
UTF8LEN	UTF8LEN (section 9.9)	001100 (0x0C)	01000000 (0x40)	2, entry	Bits and fields (BESC)
WAIT (alias of WFE)	WFE (section 9.14)	010100 (0x14)	0111 (0x7)	3, entry	System (SYS)
WFE	WFE (section 9.14)	010100 (0x14)	0111 (0x7)	3, entry	System (SYS)
XADD	XADD (section 9.13)	010001 (0x11)	00000100 (0x04)	2, entry	Atomics (ATOM)
XADDDB	XADD (section 9.13)	010001 (0x11)	00000101 (0x05)	2, entry	Atomics (ATOM)
XAND	XAND (section 9.13)	010001 (0x11)	00000110 (0x06)	2, entry	Atomics (ATOM)
XANDDB	XAND (section 9.13)	010001 (0x11)	00000111 (0x07)	2, entry	Atomics (ATOM)
XMAX	XMAX (section 9.13)	010001 (0x11)	00001100 (0x0C)	2, entry	Atomics (ATOM)
XMAXDB	XMAX (section 9.13)	010001 (0x11)	00001101 (0x0D)	2, entry	Atomics (ATOM)

Mnemonic	Entry	Opcode	Sub	Layouts	Group
XMAXU	XMAX (section 9.13)	010001 (0x11)	00010000 (0x10)	2, entry	Atomics (ATOM)
XMAXUDB	XMAX (section 9.13)	010001 (0x11)	00010001 (0x11)	2, entry	Atomics (ATOM)
XMIN	XMAX (section 9.13)	010001 (0x11)	00001110 (0x0E)	2, entry	Atomics (ATOM)
XMINDB	XMAX (section 9.13)	010001 (0x11)	00001111 (0x0F)	2, entry	Atomics (ATOM)
XMINU	XMAX (section 9.13)	010001 (0x11)	00010010 (0x12)	2, entry	Atomics (ATOM)
XMINUDB	XMAX (section 9.13)	010001 (0x11)	00010011 (0x13)	2, entry	Atomics (ATOM)
XNORPOP	XNORPOP (section 9.9)	001100 (0x0C)	00110000 (0x30)	2, entry	Bits and fields (BESC)
XOR	XOR (section 9.8)	011100 (0x1C)		9, entry	Moves, address formation and the ALU
XOR_	XAND (section 9.13)	010001 (0x11)	00001000 (0x08)	2, entry	Atomics (ATOM)
XOR_DB	XAND (section 9.13)	010001 (0x11)	00001001 (0x09)	2, entry	Atomics (ATOM)
XXOR	XAND (section 9.13)	010001 (0x11)	00001010 (0x0A)	2, entry	Atomics (ATOM)
XXORDB	XAND (section 9.13)	010001 (0x11)	00001011 (0x0B)	2, entry	Atomics (ATOM)

The opcodes, in order

Generated by `tools/mkmanual.py`; do not edit.
The opcodes of the original encoding. The bit layout of each is in the bit layouts of every opcode.

Page 1

Opcode	Use
000000 (0x00)	MOVQ
000001 (0x01)	reserved
000010 (0x02)	MOVL
000011 (0x03)	reserved
000100 (0x04)	MOVW
000101 (0x05)	reserved
000110 (0x06)	MOVB
000111 (0x07)	reserved
001000 (0x08)	MOVZL
001001 (0x09)	MOVZW
001010 (0x0A)	MOVZB
001011 (0x0B)	LEA
001100 (0x0C)	CLZ, CTZ, CLO, CTO, POPCNT and 17 more (sub-opcodes in the entries)
001101 (0x0D)	MCPY, MMOV, MSET, MCMP, MSCN and 2 more (sub-opcodes in the entries)
001110 (0x0E)	DIV, DIVU, MOD, MODU, MULHU and 6 more (sub-opcodes in the entries)
001111 (0x0F)	MOVUB, MOVUW, MOVUL, MOVUQ, ADDM and 3 more (sub-opcodes in the entries)
010000 (0x10)	FDIV, FSQRT, FADD32, FSUB32, FMUL32 and 49 more (sub-opcodes in the entries)
010001 (0x11)	CAS, CASDB, SWAP, SWAPDB, XADD and 17 more (sub-opcodes in the entries)
010010 (0x12)	JMPI, CALLI, JTAG
010011 (0x13)	CLR, COM, INC, DEC, NEG and 11 more (sub-opcodes in the entries)
010100 (0x14)	NOP, RTI, RTT, RET, HALT and 29 more (sub-opcodes in the entries)
010101 (0x15)	BTAG, BNTAG
010110 (0x16)	ADD
010111 (0x17)	SUB
011000 (0x18)	BIC
011001 (0x19)	BIS
011010 (0x1A)	CMP
011011 (0x1B)	BIT
011100 (0x1C)	XOR
011101 (0x1D)	AND
011110 (0x1E)	MUL
011111 (0x1F)	MULH
100000 (0x20)	SHL
100001 (0x21)	SHR
100010 (0x22)	SAR
100011 (0x23)	spare ALU slot (decodes, traps)
100100 (0x24)	FADD
100101 (0x25)	FSUB
100110 (0x26)	FMUL
100111 (0x27)	FCMP

Opcode	Use
101000 (0x28)	CBNE, CBEQ, CBPL, CBMI, CBVC and 9 more (sub-opcodes in the entries)
101001 (0x29)	reserved
101010 (0x2A)	reserved
101011 (0x2B)	reserved
101100 (0x2C)	reserved

Opcode	Use
101101 (0x2D)	reserved
101110 (0x2E)	reserved
101111 (0x2F)	reserved
110000 (0x30)	BR
110001 (0x31)	BNE
110010 (0x32)	BEQ
110011 (0x33)	BPL
110100 (0x34)	BMI
110101 (0x35)	BVC
110110 (0x36)	BVS
110111 (0x37)	BCC
111000 (0x38)	BCS
111001 (0x39)	BGE
111010 (0x3A)	BLT
111011 (0x3B)	BGT
111100 (0x3C)	BLE
111101 (0x3D)	BHI
111110 (0x3E)	BLOS
111111 (0x3F)	SOB

Page 2

Opcode	Name
000000 (0x00)	ld.q
000001 (0x01)	st.q
000010 (0x02)	ld.l
000011 (0x03)	st.l
000100 (0x04)	ld.w
000101 (0x05)	st.w
000110 (0x06)	ld.b
000111 (0x07)	st.b
001000 (0x08)	ldz.l
001001 (0x09)	ldz.w
001010 (0x0A)	ldz.b
001011 (0x0B)	lea.sp
001100 (0x0C)	ldq.sp0
001101 (0x0D)	ldq.sp1
001110 (0x0E)	stq.sp
010000 (0x10)	ldl.sp0
010001 (0x11)	ldl.sp1
010010 (0x12)	stl.sp0
010011 (0x13)	stl.sp1
010100 (0x14)	ldq.d1
010101 (0x15)	ldq.d2
010110 (0x16)	ldq.d3
010111 (0x17)	ldq.d4
011000 (0x18)	stq.d1
011001 (0x19)	stq.d2
011010 (0x1A)	ldl.d1
011011 (0x1B)	ldl.d2
011100 (0x1C)	ldl.d3
011101 (0x1D)	ldl.d4
011110 (0x1E)	pushm8
011111 (0x1F)	popm8
100000 (0x20)	sub.sp
100001 (0x21)	add.sp
100010 (0x22)	movq.i
100011 (0x23)	shl.i
100100 (0x24)	shr.i
100101 (0x25)	sar.i
100110 (0x26)	and.i
100111 (0x27)	bis.i
101000 (0x28)	xor.i

Opcode	Name
101001 (0x29)	add.i

Opcode	Name
101010 (0x2A)	pushx
101011 (0x2B)	popx
101100 (0x2C)	isync
101101 (0x2D)	hint

The bit layouts of every opcode


Every opcode of the original encoding has a chart here: one for each distinct layout (class of instruction, length, and body) that the grammar admits. The fields and their widths are the bit rules of `spec/pdp64.hbnf.in` (parcel 0 is `len opcode reg low`, and the body that follows is chosen by the guards of its alternatives), the numbers are the enumerations of `spec/pdp64-mnemonics.hbnf`, and what a field is called is `spec/pdp64-layout.hbnf`. The charts are generated from those files by `tools/mkmanual.py`; changing a field in a grammar changes the chart.

How to read a chart. Each row is one 16-bit parcel, bit 15 on the left, the bit numbers above the boxes. A shaded box has a fixed value, written in it; a white box is a field of the instruction. Fields are named `opN.part` for the part of the Nth operand of the assembly syntax (`op1.d` is the displacement of the first operand); a field the layout splits is `name[1]`, `name[2]` from the top. A register field of 3 or 4 bits holds an index into the hot-register table of the ABI, not a register number.

The charts

Moves, address formation and the ALU


r20-mem-0: Moves, address formation and the ALU, one parcel (`len = 00`)



`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)


r20-mem-1: Moves, address formation and the ALU, two parcels (`len = 01`)



Addressing modes (`low`) that use this layout: `base` 0000, `postinc` 0110, `predec` 0111.
`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)

r20-mem-1-2: Moves, address formation and the ALU, two parcels (`len = 01`)




Addressing modes (`low`) that use this layout: `index` 0001.
`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)

Mnemonic	Opcode
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)

r20-mem-1-3: Moves, address formation and the ALU, two parcels (`len = 01`)




Addressing modes (`low`) that use this layout: `pcrel` 0010, `imm` 0100, `abs` 0101.

`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)

r20-mem-1-4: Moves, address formation and the ALU, two parcels (`len = 01`)




Addressing modes (`low`) that use this layout: `dp` 0011.

`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)

r20-mem-2: Moves, address formation and the ALU, three parcels (`len = 10`)




Addressing modes (`low`) that use this layout: `base` 0000, `postinc` 0110, `predec` 0111.

`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)

Mnemonic	Opcode
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)

r20-mem-2-2: Moves, address formation and the ALU, three parcels (`len = 10`)




Addressing modes (`low`) that use this layout: `index` 0001.

`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)

Mnemonic	Opcode
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)


r20-mem-2-3: Moves, address formation and the ALU, three parcels (`len = 10`)



Addressing modes (`low`) that use this layout: `pcrel` 0010, `imm` 0100, `abs` 0101.
`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)

r20-mem-2-4: Moves, address formation and the ALU, three parcels (`len = 10`)




Addressing modes (`low`) that use this layout: `dp` 0011.

`reg` is the register `Rd` (the source of a store); `low` is a second register (`Rs`) at `len = 00` and the addressing mode from `len = 01`; the extension parcels hold the operand (section 9.5).

Mnemonic	Opcode
MOVQ	000000 (0x00), 000001 (0x01)
MOVL	000010 (0x02), 000011 (0x03)
MOVW	000100 (0x04), 000101 (0x05)
MOVB	000110 (0x06), 000111 (0x07)
MOVZL	001000 (0x08)
MOVZW	001001 (0x09)
MOVZB	001010 (0x0A)
LEA	001011 (0x0B)
ADD	010110 (0x16)
SUB	010111 (0x17)
BIC	011000 (0x18)
BIS	011001 (0x19)
CMP	011010 (0x1A)
BIT	011011 (0x1B)
XOR	011100 (0x1C)
AND	011101 (0x1D)
MUL	011110 (0x1E)
MULH	011111 (0x1F)
SHL	100000 (0x20)
SHR	100001 (0x21)
SAR	100010 (0x22)
FADD	100100 (0x24)
FSUB	100101 (0x25)
FMUL	100110 (0x26)
FCMP	100111 (0x27)

Conditional branches

r20-br-0: Conditional branches, one parcel (`len = 00`)




The displacement is signed and counts 2-byte parcels from the first parcel of the instruction.

Mnemonic	Opcode
BR	110000 (0x30)
BNE	110001 (0x31)
BEQ	110010 (0x32)
BPL	110011 (0x33)
BMI	110100 (0x34)
BVC	110101 (0x35)
BVS	110110 (0x36)
BCC	110111 (0x37)
BCS	111000 (0x38)

Mnemonic	Opcode
BGE	111001 (0x39)
BLT	111010 (0x3A)
BGT	111011 (0x3B)
BLE	111100 (0x3C)
BHI	111101 (0x3D)
BLOS	111110 (0x3E)


r20-br-1: Conditional branches, two parcels (`len = 01`)



The displacement is signed and counts 2-byte parcels from the first parcel of the instruction.

Mnemonic	Opcode
BR	110000 (0x30)
BNE	110001 (0x31)
BEQ	110010 (0x32)
BPL	110011 (0x33)
BMI	110100 (0x34)
BVC	110101 (0x35)
BVS	110110 (0x36)
BCC	110111 (0x37)
BCS	111000 (0x38)
BGE	111001 (0x39)
BLT	111010 (0x3A)
BGT	111011 (0x3B)
BLE	111100 (0x3C)
BHI	111101 (0x3D)
BLOS	111110 (0x3E)

r20-br-2: Conditional branches, three parcels (`len = 10`)



The displacement is signed and counts 2-byte parcels from the first parcel of the instruction.

Mnemonic	Opcode
BR	110000 (0x30)
BNE	110001 (0x31)
BEQ	110010 (0x32)
BPL	110011 (0x33)
BMI	110100 (0x34)
BVC	110101 (0x35)
BVS	110110 (0x36)
BCC	110111 (0x37)
BCS	111000 (0x38)
BGE	111001 (0x39)
BLT	111010 (0x3A)
BGT	111011 (0x3B)

Mnemonic	Opcode
BLE	111100 (0x3C)
BHI	111101 (0x3D)
BLOS	111110 (0x3E)

Compare and branch


r20-cb-1: Compare and branch, two parcels (`len = 01`)



`low` is the condition; the immediate and the displacement are signed.

Mnemonic	Opcode	low
CBNE	101000 (0x28)	0001 (0x1)
CBEQ	101000 (0x28)	0010 (0x2)
CBPL	101000 (0x28)	0011 (0x3)
CBMI	101000 (0x28)	0100 (0x4)
CBVC	101000 (0x28)	0101 (0x5)
CBVS	101000 (0x28)	0110 (0x6)
CBCC	101000 (0x28)	0111 (0x7)
CBCS	101000 (0x28)	1000 (0x8)
CBGE	101000 (0x28)	1001 (0x9)
CBLT	101000 (0x28)	1010 (0xA)
CBGT	101000 (0x28)	1011 (0xB)
CBLE	101000 (0x28)	1100 (0xC)
CBHI	101000 (0x28)	1101 (0xD)
CBLOS	101000 (0x28)	1110 (0xE)


r20-cb-1-2: Compare two registers and branch, two parcels (`len = 01`)



Parcel 1 starts with the condition; `Ra` and `Rb` are compared.

Mnemonic	Opcode	low
CBNE	101010 (0x2A)	0001 (0x1)
CBEQ	101010 (0x2A)	0010 (0x2)
CBPL	101010 (0x2A)	0011 (0x3)
CBMI	101010 (0x2A)	0100 (0x4)
CBVC	101010 (0x2A)	0101 (0x5)
CBVS	101010 (0x2A)	0110 (0x6)
CBCC	101010 (0x2A)	0111 (0x7)
CBCS	101010 (0x2A)	1000 (0x8)
CBGE	101010 (0x2A)	1001 (0x9)
CBLT	101010 (0x2A)	1010 (0xA)
CBGT	101010 (0x2A)	1011 (0xB)
CBLE	101010 (0x2A)	1100 (0xC)
CBHI	101010 (0x2A)	1101 (0xD)
CBLOS	101010 (0x2A)	1110 (0xE)


r20-cb-2: Compare and branch, three parcels (`len = 10`)



`low` is the condition; the immediate and the displacement are signed.

Mnemonic	Opcode	`low`
CBNE	101000 (0x28)	0001 (0x1)
CBEQ	101000 (0x28)	0010 (0x2)
CBPL	101000 (0x28)	0011 (0x3)
CBMI	101000 (0x28)	0100 (0x4)
CBVC	101000 (0x28)	0101 (0x5)
CBVS	101000 (0x28)	0110 (0x6)
CBCC	101000 (0x28)	0111 (0x7)
CBCS	101000 (0x28)	1000 (0x8)
CBGE	101000 (0x28)	1001 (0x9)
CBLT	101000 (0x28)	1010 (0xA)
CBGT	101000 (0x28)	1011 (0xB)
CBLE	101000 (0x28)	1100 (0xC)
CBHI	101000 (0x28)	1101 (0xD)
CBLOS	101000 (0x28)	1110 (0xE)


r20-cb-2-2: Compare and branch, three parcels (`len = 10`)



`low` is the condition; the immediate and the displacement are signed.

Mnemonic	Opcode	`low`
CBNE	101001 (0x29)	0001 (0x1)
CBEQ	101001 (0x29)	0010 (0x2)
CBPL	101001 (0x29)	0011 (0x3)
CBMI	101001 (0x29)	0100 (0x4)
CBVC	101001 (0x29)	0101 (0x5)
CBVS	101001 (0x29)	0110 (0x6)
CBCC	101001 (0x29)	0111 (0x7)
CBCS	101001 (0x29)	1000 (0x8)
CBGE	101001 (0x29)	1001 (0x9)
CBLT	101001 (0x29)	1010 (0xA)
CBGT	101001 (0x29)	1011 (0xB)
CBLE	101001 (0x29)	1100 (0xC)
CBHI	101001 (0x29)	1101 (0xD)
CBLOS	101001 (0x29)	1110 (0xE)

r20-cb-2-3: Compare two registers and branch, three parcels (`len = 10`)




Parcel 1 starts with the condition; `Ra` and `Rb` are compared.

Mnemonic	Opcode	`low`
CBNE	101010 (0x2A)	0001 (0x1)
CBEQ	101010 (0x2A)	0010 (0x2)
CBPL	101010 (0x2A)	0011 (0x3)
CBMI	101010 (0x2A)	0100 (0x4)
CBVC	101010 (0x2A)	0101 (0x5)
CBVS	101010 (0x2A)	0110 (0x6)
CBCC	101010 (0x2A)	0111 (0x7)
CBCS	101010 (0x2A)	1000 (0x8)
CBGE	101010 (0x2A)	1001 (0x9)
CBLT	101010 (0x2A)	1010 (0xA)
CBGT	101010 (0x2A)	1011 (0xB)
CBLE	101010 (0x2A)	1100 (0xC)
CBHI	101010 (0x2A)	1101 (0xD)
CBLOS	101010 (0x2A)	1110 (0xE)

SOB


r20-sob-1: SOB, two parcels (`len = 01`)



The displacement is signed and counts parcels.

Mnemonic	Opcode
SOB	111111 (0x3F)

r20-sob-2: SOB, three parcels (`len = 10`)




The displacement is signed and counts parcels.

Mnemonic	Opcode
SOB	111111 (0x3F)

Tag branches


r20-tag-1: Tag branches, two parcels (`len = 01`)



`sense` is 0 for `BTAG` and 1 for `BNTAG`; `tag` is the 3-bit tag.

Mnemonic	Opcode
BTAG	010101 (0x15)
BNTAG	010101 (0x15)

r20-tag-2: Tag branches, three parcels (`len = 10`)




`sense` is 0 for `BTAG` and 1 for `BNTAG`; `tag` is the 3-bit tag.

Mnemonic	Opcode
BTAG	010101 (0x15)
BNTAG	010101 (0x15)

Single operand (SOP)

r20-sop-0: Single operand (SOP), one parcel (`len = 00`)




The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)
JMP	010011 (0x13)	1100 (0xC)

Mnemonic	Opcode	reg
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)
POP	010011 (0x13)	1111 (0xF)


r20-sop-1: Single operand (SOP), two parcels (`len = 01`)



Addressing modes (`low`) that use this layout: `base` 0000, `postinc` 0110, `predec` 0111.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)
JMP	010011 (0x13)	1100 (0xC)
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)
POP	010011 (0x13)	1111 (0xF)

r20-sop-1-2: Single operand (SOP), two parcels (`len = 01`)




Addressing modes (`low`) that use this layout: `index` 0001.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)
JMP	010011 (0x13)	1100 (0xC)
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)

Mnemonic	Opcode	reg
POP	010011 (0x13)	1111 (0xF)


r20-sop-1-3: Single operand (SOP), two parcels (`len = 01`)



Addressing modes (`low`) that use this layout: `pcrel` 0010, `imm` 0100, `abs` 0101.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)
JMP	010011 (0x13)	1100 (0xC)
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)
POP	010011 (0x13)	1111 (0xF)


r20-sop-1-4: Single operand (SOP), two parcels (`len = 01`)



Addressing modes (`low`) that use this layout: `dp` 0011.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)
JMP	010011 (0x13)	1100 (0xC)
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)
POP	010011 (0x13)	1111 (0xF)


r20-sop-2: Single operand (SOP), three parcels (`len = 10`)



Addressing modes (`low`) that use this layout: `base` 0000, `postinc` 0110, `predec` 0111.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)
JMP	010011 (0x13)	1100 (0xC)
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)
POP	010011 (0x13)	1111 (0xF)

r20-sop-2-2: Single operand (SOP), three parcels (`len = 10`)




Addressing modes (`low`) that use this layout: `index` 0001.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)

Mnemonic	Opcode	reg
JMP	010011 (0x13)	1100 (0xC)
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)
POP	010011 (0x13)	1111 (0xF)


r20-sop-2-3: Single operand (SOP), three parcels (`len = 10`)



Addressing modes (`low`) that use this layout: `pcrel` 0010, `imm` 0100, `abs` 0101.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)
JMP	010011 (0x13)	1100 (0xC)
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)
POP	010011 (0x13)	1111 (0xF)

r20-sop-2-4: Single operand (SOP), three parcels (`len = 10`)




Addressing modes (`low`) that use this layout: `dp` 0011.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
CLR	010011 (0x13)	0000 (0x0)
COM	010011 (0x13)	0001 (0x1)
INC	010011 (0x13)	0010 (0x2)
DEC	010011 (0x13)	0011 (0x3)
NEG	010011 (0x13)	0100 (0x4)
TST	010011 (0x13)	0101 (0x5)

Mnemonic	Opcode	reg
ADC	010011 (0x13)	0110 (0x6)
SBC	010011 (0x13)	0111 (0x7)
ASL	010011 (0x13)	1000 (0x8)
ASR	010011 (0x13)	1001 (0x9)
PUSHM	010011 (0x13)	1010 (0xA)
POPM	010011 (0x13)	1011 (0xB)
JMP	010011 (0x13)	1100 (0xC)
CALL	010011 (0x13)	1101 (0xD)
PUSH	010011 (0x13)	1110 (0xE)
POP	010011 (0x13)	1111 (0xF)

Indirect transfers (XFER)


r20-xfer-0: Indirect transfers (XFER), one parcel (`len = 00`)



The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
JMPI	010010 (0x12)	0000 (0x0)
CALLI	010010 (0x12)	0001 (0x1)
JTAG	010010 (0x12)	0010 (0x2)


r20-xfer-1: Indirect transfers (XFER), two parcels (`len = 01`)



Addressing modes (`low`) that use this layout: `base` 0000, `postinc` 0110, `predec` 0111.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
JMPI	010010 (0x12)	0000 (0x0)
CALLI	010010 (0x12)	0001 (0x1)
JTAG	010010 (0x12)	0010 (0x2)

r20-xfer-1-2: Indirect transfers (XFER), two parcels (`len = 01`)



Addressing modes (`low`) that use this layout: `index` 0001.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	reg
JMPI	010010 (0x12)	0000 (0x0)
CALLI	010010 (0x12)	0001 (0x1)
JTAG	010010 (0x12)	0010 (0x2)


r20-xfer-1-3: Indirect transfers (XFER), two parcels (`len = 01`)



Addressing modes (`low`) that use this layout: `pcrel` 0010, `imm` 0100, `abs` 0101.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`JMPI`	`010010 (0x12)`	`0000 (0x0)`
`CALLI`	`010010 (0x12)`	`0001 (0x1)`
`JTAG`	`010010 (0x12)`	`0010 (0x2)`


r20-xfer-1-4: Indirect transfers (XFER), two parcels (`len = 01`)



Addressing modes (`low`) that use this layout: `dp` 0011.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`JMPI`	`010010 (0x12)`	`0000 (0x0)`
`CALLI`	`010010 (0x12)`	`0001 (0x1)`
`JTAG`	`010010 (0x12)`	`0010 (0x2)`


r20-xfer-2: Indirect transfers (XFER), three parcels (`len = 10`)



Addressing modes (`low`) that use this layout: `base` 0000, `postinc` 0110, `predec` 0111.
The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
`JMPI`	`010010 (0x12)`	`0000 (0x0)`
`CALLI`	`010010 (0x12)`	`0001 (0x1)`
`JTAG`	`010010 (0x12)`	`0010 (0x2)`

r20-xfer-2-2: Indirect transfers (XFER), three parcels (`len = 10`)




Addressing modes (`low`) that use this layout: `index` 0001.

The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
JMPI	010010 (0x12)	0000 (0x0)
CALLI	010010 (0x12)	0001 (0x1)
JTAG	010010 (0x12)	0010 (0x2)

r20-xfer-2-3: Indirect transfers (XFER), three parcels (`len = 10`)




Addressing modes (`low`) that use this layout: `pcrel` 0010, `imm` 0100, `abs` 0101.

The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
JMPI	010010 (0x12)	0000 (0x0)
CALLI	010010 (0x12)	0001 (0x1)
JTAG	010010 (0x12)	0010 (0x2)

r20-xfer-2-4: Indirect transfers (XFER), three parcels (`len = 10`)



Addressing modes (`low`) that use this layout: `dp` 0011.


The `reg` field is the sub-opcode; the operand is `rm` with its mode, at any length.

Mnemonic	Opcode	`reg`
JMPI	010010 (0x12)	0000 (0x0)

Mnemonic	Opcode	reg
CALLI	010010 (0x12)	0001 (0x1)
JTAG	010010 (0x12)	0010 (0x2)

Bits and fields (BESC)


r20-besc-1: Bits and fields (BESC), two parcels (`len = 01`)



From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
CLZ	001100 (0x0C)	00000000 (0x00)
CTZ	001100 (0x0C)	00000001 (0x01)
CLO	001100 (0x0C)	00000010 (0x02)
CTO	001100 (0x0C)	00000011 (0x03)
POPCNT	001100 (0x0C)	00000100 (0x04)
BSWAP	001100 (0x0C)	00000101 (0x05)
BSWAPW	001100 (0x0C)	00000110 (0x06)
BSWAPL	001100 (0x0C)	00000111 (0x07)
BITREV	001100 (0x0C)	00001000 (0x08)
ROR	001100 (0x0C)	00010000 (0x10)
DSHR	001100 (0x0C)	00100000 (0x20)
EXTB	001100 (0x0C)	00100001 (0x21)
EXTZB	001100 (0x0C)	00100010 (0x22)
INSB	001100 (0x0C)	00100011 (0x23)
XNORPOP	001100 (0x0C)	00110000 (0x30)
CLMULL	001100 (0x0C)	00110001 (0x31)
CLMULH	001100 (0x0C)	00110010 (0x32)
UTF8LEN	001100 (0x0C)	01000000 (0x40)
UTF8DEC	001100 (0x0C)	01000001 (0x41)
UTF8ENC	001100 (0x0C)	01000010 (0x42)


r20-besc-1-2: Bits and fields (BESC), two parcels (`len = 01`)



From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
RORI	001100 (0x0C)	00010001 (0x11)
RORI32	001100 (0x0C)	00010010 (0x12)


r20-besc-2: Bits and fields (BESC), three parcels (`len = 10`)



From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
CLZ	001100 (0x0C)	00000000 (0x00)
CTZ	001100 (0x0C)	00000001 (0x01)
CLO	001100 (0x0C)	00000010 (0x02)
CTO	001100 (0x0C)	00000011 (0x03)
POPCNT	001100 (0x0C)	00000100 (0x04)
BSWAP	001100 (0x0C)	00000101 (0x05)
BSWAPW	001100 (0x0C)	00000110 (0x06)
BSWAPL	001100 (0x0C)	00000111 (0x07)
BITREV	001100 (0x0C)	00001000 (0x08)
ROR	001100 (0x0C)	00010000 (0x10)
XNORPOP	001100 (0x0C)	00110000 (0x30)
CLMULL	001100 (0x0C)	00110001 (0x31)
CLMULH	001100 (0x0C)	00110010 (0x32)
UTF8LEN	001100 (0x0C)	01000000 (0x40)
UTF8DEC	001100 (0x0C)	01000001 (0x41)
UTF8ENC	001100 (0x0C)	01000010 (0x42)


r20-besc-2-2: Bits and fields (BESC), three parcels (`len = 10`)



From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
RORI	001100 (0x0C)	00010001 (0x11)
RORI32	001100 (0x0C)	00010010 (0x12)

r20-besc-2-3: Bits and fields (BESC), three parcels (`len = 10`)




From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
DSHR	001100 (0x0C)	00100000 (0x20)
EXTB	001100 (0x0C)	00100001 (0x21)
EXTZB	001100 (0x0C)	00100010 (0x22)
INSB	001100 (0x0C)	00100011 (0x23)

Block memory (MBLK)


r20-mblk-1: Block memory (MBLK), two parcels (`len = 01`)



`reg` is the destination pointer, `low` the source pointer (or the value register), `Rn` the count register.

Mnemonic	Opcode	Sub-opcode
MCPY	001101 (0x0D)	00000000 (0x00)
MMOV	001101 (0x0D)	00000001 (0x01)
MSET	001101 (0x0D)	00000010 (0x02)
MCMP	001101 (0x0D)	00000011 (0x03)
MSCN	001101 (0x0D)	00000100 (0x04)
MSCNN	001101 (0x0D)	00000101 (0x05)
MVAL	001101 (0x0D)	00000110 (0x06)

r20-mblk-2: Block memory (MBLK), three parcels (`len = 10`)




`reg` is the destination pointer, `low` the source pointer (or the value register), `Rn` the count register.

Mnemonic	Opcode	Sub-opcode
MCPY	001101 (0x0D)	00000000 (0x00)
MMOV	001101 (0x0D)	00000001 (0x01)
MSET	001101 (0x0D)	00000010 (0x02)

Mnemonic	Opcode	Sub-opcode
MCMP	001101 (0x0D)	00000011 (0x03)
MSCN	001101 (0x0D)	00000100 (0x04)
MSCNN	001101 (0x0D)	00000101 (0x05)
MVAL	001101 (0x0D)	00000110 (0x06)

Arithmetic (AESC)


r20-aesc-1: Arithmetic (AESC), two parcels (`len = 01`)



From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
DIV	001110 (0x0E)	00000000 (0x00)
DIVU	001110 (0x0E)	00000001 (0x01)
MOD	001110 (0x0E)	00000010 (0x02)
MODU	001110 (0x0E)	00000011 (0x03)
MULHU	001110 (0x0E)	00000100 (0x04)
ABS	001110 (0x0E)	00001000 (0x08)
MIN	001110 (0x0E)	00010000 (0x10)
MINU	001110 (0x0E)	00010001 (0x11)
MAX	001110 (0x0E)	00010010 (0x12)
MAXU	001110 (0x0E)	00010011 (0x13)
SET	001110 (0x0E)	00100000 (0x20)

r20-aesc-2: Arithmetic (AESC), three parcels (`len = 10`)




From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
DIV	001110 (0x0E)	00000000 (0x00)
DIVU	001110 (0x0E)	00000001 (0x01)
MOD	001110 (0x0E)	00000010 (0x02)
MODU	001110 (0x0E)	00000011 (0x03)
MULHU	001110 (0x0E)	00000100 (0x04)
ABS	001110 (0x0E)	00001000 (0x08)
MIN	001110 (0x0E)	00010000 (0x10)
MINU	001110 (0x0E)	00010001 (0x11)
MAX	001110 (0x0E)	00010010 (0x12)
MAXU	001110 (0x0E)	00010011 (0x13)
SET	001110 (0x0E)	00100000 (0x20)

Floating point (FESC)

r20-fesc-1: Floating point (FESC), two parcels (`len = 01`)




From `len = 01`. In this group `low` is a register, never a mode.

Mnemonic	Opcode	Sub-opcode
FDIV	010000 (0x10)	00000000 (0x00)
FSQRT	010000 (0x10)	00000001 (0x01)
FADD32	010000 (0x10)	00001000 (0x08)
FSUB32	010000 (0x10)	00001001 (0x09)
FMUL32	010000 (0x10)	00001010 (0x0A)
FDIV32	010000 (0x10)	00001011 (0x0B)
FSQRT32	010000 (0x10)	00001100 (0x0C)
FCMP32	010000 (0x10)	00001101 (0x0D)
FMADD	010000 (0x10)	00010000 (0x10)
FMSUB	010000 (0x10)	00010001 (0x11)
FNMADD	010000 (0x10)	00010010 (0x12)
FNMSUB	010000 (0x10)	00010011 (0x13)
FMADD32	010000 (0x10)	00011000 (0x18)
FMSUB32	010000 (0x10)	00011001 (0x19)
FNMADD32	010000 (0x10)	00011010 (0x1A)
FNMSUB32	010000 (0x10)	00011011 (0x1B)
FNEG	010000 (0x10)	00100000 (0x20)
FABS	010000 (0x10)	00100001 (0x21)
FCOPYSIGN	010000 (0x10)	00100010 (0x22)
FMIN	010000 (0x10)	00100011 (0x23)
FMAX	010000 (0x10)	00100100 (0x24)
FCLASS	010000 (0x10)	00101000 (0x28)
FCLASS32	010000 (0x10)	00101001 (0x29)
FRINT	010000 (0x10)	00110000 (0x30)
FRINTZ	010000 (0x10)	00110001 (0x31)
FRINTM	010000 (0x10)	00110010 (0x32)
FRINTP	010000 (0x10)	00110011 (0x33)
FRINTA	010000 (0x10)	00110100 (0x34)
FCVTDQ	010000 (0x10)	00111000 (0x38)
FCVTQD	010000 (0x10)	00111001 (0x39)
FCVTDS	010000 (0x10)	00111010 (0x3A)
FCVTSD	010000 (0x10)	00111011 (0x3B)
FCVTSL	010000 (0x10)	00111100 (0x3C)
FCVTLS	010000 (0x10)	00111101 (0x3D)
FCVTDQU	010000 (0x10)	00111110 (0x3E)
FCVTQUD	010000 (0x10)	00111111 (0x3F)
FSFLAGS	010000 (0x10)	01000000 (0x40)
FADD16	010000 (0x10)	01010000 (0x50)
FSUB16	010000 (0x10)	01010001 (0x51)
FMUL16	010000 (0x10)	01010010 (0x52)

Mnemonic	Opcode	Sub-opcode
FDIV16	010000 (0x10)	01010011 (0x53)
FSQRT16	010000 (0x10)	01010100 (0x54)
FCMP16	010000 (0x10)	01010101 (0x55)
FMADD16	010000 (0x10)	01011000 (0x58)
FMSUB16	010000 (0x10)	01011001 (0x59)
FNMADD16	010000 (0x10)	01011010 (0x5A)
FNMSUB16	010000 (0x10)	01011011 (0x5B)
FCLASS16	010000 (0x10)	01011100 (0x5C)
FCVTSH	010000 (0x10)	01100000 (0x60)
FCVTHS	010000 (0x10)	01100001 (0x61)
FCVTDH	010000 (0x10)	01100010 (0x62)

Mnemonic	Opcode	Sub-opcode
FCVTHD	010000 (0x10)	01100011 (0x63)
FCVTHL	010000 (0x10)	01100100 (0x64)
FCVTLH	010000 (0x10)	01100101 (0x65)

r20-fesc-2: Floating point (FESC), three parcels (`len = 10`)



From `len = 01`. In this group `low` is a register, never a mode.


Mnemonic	Opcode	Sub-opcode
FDIV	010000 (0x10)	00000000 (0x00)
FSQRT	010000 (0x10)	00000001 (0x01)
FADD32	010000 (0x10)	00001000 (0x08)
FSUB32	010000 (0x10)	00001001 (0x09)
FMUL32	010000 (0x10)	00001010 (0x0A)
FDIV32	010000 (0x10)	00001011 (0x0B)
FSQRT32	010000 (0x10)	00001100 (0x0C)
FCMP32	010000 (0x10)	00001101 (0x0D)
FMADD	010000 (0x10)	00010000 (0x10)
FMSUB	010000 (0x10)	00010001 (0x11)
FNMADD	010000 (0x10)	00010010 (0x12)
FNMSUB	010000 (0x10)	00010011 (0x13)
FMADD32	010000 (0x10)	00011000 (0x18)
FMSUB32	010000 (0x10)	00011001 (0x19)
FNMADD32	010000 (0x10)	00011010 (0x1A)
FNMSUB32	010000 (0x10)	00011011 (0x1B)
FNEG	010000 (0x10)	00100000 (0x20)
FABS	010000 (0x10)	00100001 (0x21)
FCOPYSIGN	010000 (0x10)	00100010 (0x22)
FMIN	010000 (0x10)	00100011 (0x23)
FMAX	010000 (0x10)	00100100 (0x24)
FCLASS	010000 (0x10)	00101000 (0x28)
FCLASS32	010000 (0x10)	00101001 (0x29)
FRINT	010000 (0x10)	00110000 (0x30)
FRINTZ	010000 (0x10)	00110001 (0x31)
FRINTM	010000 (0x10)	00110010 (0x32)
FRINTP	010000 (0x10)	00110011 (0x33)
FRINTA	010000 (0x10)	00110100 (0x34)
FCVTDQ	010000 (0x10)	00111000 (0x38)
FCVTQD	010000 (0x10)	00111001 (0x39)
FCVTDS	010000 (0x10)	00111010 (0x3A)
FCVTSD	010000 (0x10)	00111011 (0x3B)
FCVTSL	010000 (0x10)	00111100 (0x3C)
FCVTLS	010000 (0x10)	00111101 (0x3D)
FCVTDQU	010000 (0x10)	00111110 (0x3E)
FCVTQUD	010000 (0x10)	00111111 (0x3F)
FSFLAGS	010000 (0x10)	01000000 (0x40)
FADD16	010000 (0x10)	01010000 (0x50)
FSUB16	010000 (0x10)	01010001 (0x51)
FMUL16	010000 (0x10)	01010010 (0x52)

Mnemonic	Opcode	Sub-opcode
FDIV16	010000 (0x10)	01010011 (0x53)
FSQRT16	010000 (0x10)	01010100 (0x54)
FCMP16	010000 (0x10)	01010101 (0x55)

Mnemonic	Opcode	Sub-opcode
FMADD16	010000 (0x10)	01011000 (0x58)
FMSUB16	010000 (0x10)	01011001 (0x59)
FNMADD16	010000 (0x10)	01011010 (0x5A)
FNMSUB16	010000 (0x10)	01011011 (0x5B)
FCLASS16	010000 (0x10)	01011100 (0x5C)
FCVTSH	010000 (0x10)	01100000 (0x60)
FCVTHS	010000 (0x10)	01100001 (0x61)
FCVTDH	010000 (0x10)	01100010 (0x62)
FCVTHD	010000 (0x10)	01100011 (0x63)
FCVTHL	010000 (0x10)	01100100 (0x64)
FCVTLH	010000 (0x10)	01100101 (0x65)

Atomics (ATOM)


r20-atom-1: Atomics (ATOM), two parcels (`len = 01`)



From `len = 01`. The placement of the operands is not specified.

Mnemonic	Opcode	Sub-opcode
CAS	010001 (0x11)	00000000 (0x00)
CASDB	010001 (0x11)	00000001 (0x01)
SWAP	010001 (0x11)	00000010 (0x02)
SWAPDB	010001 (0x11)	00000011 (0x03)
XADD	010001 (0x11)	00000100 (0x04)
XADDDB	010001 (0x11)	00000101 (0x05)
XAND	010001 (0x11)	00000110 (0x06)
XANDDB	010001 (0x11)	00000111 (0x07)
XOR_	010001 (0x11)	00001000 (0x08)
XOR_DB	010001 (0x11)	00001001 (0x09)
XXOR	010001 (0x11)	00001010 (0x0A)
XXORDB	010001 (0x11)	00001011 (0x0B)
XMAX	010001 (0x11)	00001100 (0x0C)
XMAXDB	010001 (0x11)	00001101 (0x0D)
XMIN	010001 (0x11)	00001110 (0x0E)
XMINDB	010001 (0x11)	00001111 (0x0F)
XMAXU	010001 (0x11)	00010000 (0x10)
XMAXUDB	010001 (0x11)	00010001 (0x11)
XMINU	010001 (0x11)	00010010 (0x12)
XMINUDB	010001 (0x11)	00010011 (0x13)
LL	010001 (0x11)	00100000 (0x20)
SC	010001 (0x11)	00100001 (0x21)

r20-atom-2: Atomics (ATOM), three parcels (`len = 10`)




From `len = 01`. The placement of the operands is not specified.

Mnemonic	Opcode	Sub-opcode
CAS	010001 (0x11)	00000000 (0x00)
CASDB	010001 (0x11)	00000001 (0x01)
SWAP	010001 (0x11)	00000010 (0x02)
SWAPDB	010001 (0x11)	00000011 (0x03)
XADD	010001 (0x11)	00000100 (0x04)
XADDDB	010001 (0x11)	00000101 (0x05)
XAND	010001 (0x11)	00000110 (0x06)
XANDDB	010001 (0x11)	00000111 (0x07)
XOR_	010001 (0x11)	00001000 (0x08)
XOR_DB	010001 (0x11)	00001001 (0x09)
XXOR	010001 (0x11)	00001010 (0x0A)
XXORDB	010001 (0x11)	00001011 (0x0B)
XMAX	010001 (0x11)	00001100 (0x0C)
XMAXDB	010001 (0x11)	00001101 (0x0D)
XMIN	010001 (0x11)	00001110 (0x0E)
XMINDB	010001 (0x11)	00001111 (0x0F)
XMAXU	010001 (0x11)	00010000 (0x10)
XMAXUDB	010001 (0x11)	00010001 (0x11)
XMINU	010001 (0x11)	00010010 (0x12)
XMINUDB	010001 (0x11)	00010011 (0x13)
LL	010001 (0x11)	00100000 (0x20)
SC	010001 (0x11)	00100001 (0x21)

Memory escape (MESC)

r20-mesc-1: Memory escape (MESC), two parcels (`len = 01`)




Addressing modes (`low`) that use this layout: `base` 0000, `index` 0001, `pcrel` 0010, `dp` 0011, `imm` 0100, `abs` 0101, `postinc` 0110, `predec` 0111.

`low` of parcel 0 is an addressing mode; parcel 1 holds the sub-opcode, `rm` and the first 8 bits of the displacement.

Mnemonic	Opcode	Sub-opcode
MOVUB	001111 (0x0F)	0000 (0x0)
MOVUW	001111 (0x0F)	0010 (0x2)
MOVUL	001111 (0x0F)	0100 (0x4)
MOVUQ	001111 (0x0F)	0110 (0x6)
ADDM	001111 (0x0F)	1000 (0x8)
SUBM	001111 (0x0F)	1001 (0x9)
BICM	001111 (0x0F)	1010 (0xA)
BISM	001111 (0x0F)	1011 (0xB)

r20-mesc-2: Memory escape (MESC), three parcels (`len = 10`)




Addressing modes (`low`) that use this layout: `base` 0000, `index` 0001, `pcrel` 0010, `dp` 0011, `imm` 0100, `abs` 0101, `postinc` 0110, `predec` 0111.

`low` of parcel 0 is an addressing mode; parcel 1 holds the sub-opcode, `rm` and the first 8 bits of the displacement.

Mnemonic	Opcode	Sub-opcode
MOVUB	001111 (0x0F)	0000 (0x0)
MOVUW	001111 (0x0F)	0010 (0x2)
MOVUL	001111 (0x0F)	0100 (0x4)
MOVUQ	001111 (0x0F)	0110 (0x6)
ADDM	001111 (0x0F)	1000 (0x8)
SUBM	001111 (0x0F)	1001 (0x9)
BICM	001111 (0x0F)	1010 (0xA)
BISM	001111 (0x0F)	1011 (0xB)

System, no operand


r20-sysn-0: System, no operand, one parcel (`len = 00`)



The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
NOP	010100 (0x14)	0000 (0x0)	0000 (0x0)
RTI	010100 (0x14)	0000 (0x0)	0001 (0x1)
RTT	010100 (0x14)	0000 (0x0)	0010 (0x2)
RET	010100 (0x14)	0000 (0x0)	0011 (0x3)
HALT	010100 (0x14)	0000 (0x0)	0100 (0x4)
BPT	010100 (0x14)	0000 (0x0)	0101 (0x5)
FENCE	010100 (0x14)	0000 (0x0)	0110 (0x6)
WFE	010100 (0x14)	0000 (0x0)	0111 (0x7)
SEV	010100 (0x14)	0000 (0x0)	1000 (0x8)
LPAD	010100 (0x14)	0000 (0x0)	1001 (0x9)
TLBIA	010100 (0x14)	0000 (0x0)	1010 (0xA)
TLBSYNC	010100 (0x14)	0000 (0x0)	1011 (0xB)
ICINVA	010100 (0x14)	0000 (0x0)	1100 (0xC)


r20-sysn-1: System, no operand, two parcels (`len = 01`)



The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
NOP	010100 (0x14)	0000 (0x0)	0000 (0x0)
RTI	010100 (0x14)	0000 (0x0)	0001 (0x1)
RTT	010100 (0x14)	0000 (0x0)	0010 (0x2)
RET	010100 (0x14)	0000 (0x0)	0011 (0x3)
HALT	010100 (0x14)	0000 (0x0)	0100 (0x4)
BPT	010100 (0x14)	0000 (0x0)	0101 (0x5)
FENCE	010100 (0x14)	0000 (0x0)	0110 (0x6)
WFE	010100 (0x14)	0000 (0x0)	0111 (0x7)
SEV	010100 (0x14)	0000 (0x0)	1000 (0x8)
LPAD	010100 (0x14)	0000 (0x0)	1001 (0x9)
TLBIA	010100 (0x14)	0000 (0x0)	1010 (0xA)
TLBSYNC	010100 (0x14)	0000 (0x0)	1011 (0xB)
ICINVA	010100 (0x14)	0000 (0x0)	1100 (0xC)

r20-sysn-2: System, no operand, three parcels (`len = 10`)




The `reg` field is the class (0); class 0 takes a minor opcode from `low`.

Mnemonic	Opcode	reg	low
NOP	010100 (0x14)	0000 (0x0)	0000 (0x0)
RTI	010100 (0x14)	0000 (0x0)	0001 (0x1)
RTT	010100 (0x14)	0000 (0x0)	0010 (0x2)
RET	010100 (0x14)	0000 (0x0)	0011 (0x3)
HALT	010100 (0x14)	0000 (0x0)	0100 (0x4)
BPT	010100 (0x14)	0000 (0x0)	0101 (0x5)
FENCE	010100 (0x14)	0000 (0x0)	0110 (0x6)
WFE	010100 (0x14)	0000 (0x0)	0111 (0x7)
SEV	010100 (0x14)	0000 (0x0)	1000 (0x8)
LPAD	010100 (0x14)	0000 (0x0)	1001 (0x9)
TLBIA	010100 (0x14)	0000 (0x0)	1010 (0xA)
TLBSYNC	010100 (0x14)	0000 (0x0)	1011 (0xB)
ICINVA	010100 (0x14)	0000 (0x0)	1100 (0xC)

System, SYSX


r20-sysx-0: System, SYSX, one parcel (`len = 00`)



Class 0, minor 15: the sub-opcode is in parcel 1.

Mnemonic	Opcode	reg	low	Sub-opcode
PUSHX	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000000 (0x00)
POPX	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000001 (0x01)
ISYNC	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000010 (0x02)
HINT	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000011 (0x03)

r20-sysx-1: System, SYSX, two parcels (`len = 01`)



Class 0, minor 15: the sub-opcode is in parcel 1.

Mnemonic	Opcode	reg	low	Sub-opcode
PUSHX	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000000 (0x00)
POPX	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000001 (0x01)
ISYNC	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000010 (0x02)
HINT	010100 (0x14)	0000 (0x0)	1111 (0xF)	00000011 (0x03)

System registers (MFSR, MTSR)


r20-sysreg-0: System registers (MFSR, MTSR), one parcel (`len = 00`)



Class 0: the system register number is in parcel 1.

Mnemonic	Opcode	reg	low
MFSR	010100 (0x14)	0000 (0x0)	1101 (0xD)
MTSR	010100 (0x14)	0000 (0x0)	1110 (0xE)

r20-sysreg-1: System registers (MFSR, MTSR), two parcels (`len = 01`)




Class 0: the system register number is in parcel 1.

Mnemonic	Opcode	reg	low
MFSR	010100 (0x14)	0000 (0x0)	1101 (0xD)
MTSR	010100 (0x14)	0000 (0x0)	1110 (0xE)

System

r20-sys-0: System, one parcel (`len = 00`)




The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
MTPS	010100 (0x14)	0001 (0x1)
MFPS	010100 (0x14)	0010 (0x2)
SPL	010100 (0x14)	0011 (0x3)
TRAP	010100 (0x14)	0100 (0x4)
TLBI	010100 (0x14)	0101 (0x5)
MTASID	010100 (0x14)	0110 (0x6)

Mnemonic	Opcode	reg
MFASID	010100 (0x14)	0111 (0x7)
MTDP	010100 (0x14)	1000 (0x8)
MFDP	010100 (0x14)	1001 (0x9)
MTDMW	010100 (0x14)	1010 (0xA)
MFCPUID	010100 (0x14)	1011 (0xB)
ICINV	010100 (0x14)	1100 (0xC)
PROBER	010100 (0x14)	1101 (0xD)
PROBEW	010100 (0x14)	1110 (0xE)
TRAPL	010100 (0x14)	1111 (0xF)


r20-sys-1: System, two parcels (`len = 01`)



The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
MTPS	010100 (0x14)	0001 (0x1)
MFPS	010100 (0x14)	0010 (0x2)
SPL	010100 (0x14)	0011 (0x3)
TRAP	010100 (0x14)	0100 (0x4)
TLBI	010100 (0x14)	0101 (0x5)
MTASID	010100 (0x14)	0110 (0x6)
MFASID	010100 (0x14)	0111 (0x7)
MTDP	010100 (0x14)	1000 (0x8)
MFDP	010100 (0x14)	1001 (0x9)
MTDMW	010100 (0x14)	1010 (0xA)
MFCPUID	010100 (0x14)	1011 (0xB)
ICINV	010100 (0x14)	1100 (0xC)


r20-sys-1-2: System, two parcels (`len = 01`)



The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
PROBER	010100 (0x14)	1101 (0xD)
PROBEW	010100 (0x14)	1110 (0xE)


r20-sys-1-3: System, two parcels (`len = 01`)



The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
TRAPL	010100 (0x14)	1111 (0xF)

r20-sys-2: System, three parcels (`len = 10`)




The `reg` field is the class; the other classes take a register or a 4-bit immediate from `low`.

Mnemonic	Opcode	reg
MTPS	010100 (0x14)	0001 (0x1)
MFPS	010100 (0x14)	0010 (0x2)
SPL	010100 (0x14)	0011 (0x3)
TRAP	010100 (0x14)	0100 (0x4)
TLBI	010100 (0x14)	0101 (0x5)
MTASID	010100 (0x14)	0110 (0x6)
MFASID	010100 (0x14)	0111 (0x7)
MTDP	010100 (0x14)	1000 (0x8)
MFDP	010100 (0x14)	1001 (0x9)
MTDMW	010100 (0x14)	1010 (0xA)
MFCPUID	010100 (0x14)	1011 (0xB)
ICINV	010100 (0x14)	1100 (0xC)
PROBER	010100 (0x14)	1101 (0xD)
PROBEW	010100 (0x14)	1110 (0xE)
TRAPL	010100 (0x14)	1111 (0xF)

Page 2

r20-page2: Page 2: a one-parcel instruction with its own opcode map



The index of the mnemonics

For every mnemonic, the charts in which it is a sub-opcode or the whole leaf.

- ABS: r20-aesc-1, r20-aesc-2
- ADC: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- ADD: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- ADDM: r20-mesc-1, r20-mesc-2
- AND: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- ASL: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- ASR: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- BCC: r20-br-0, r20-br-1, r20-br-2
- BCS: r20-br-0, r20-br-1, r20-br-2
- BEQ: r20-br-0, r20-br-1, r20-br-2
- BGE: r20-br-0, r20-br-1, r20-br-2
- BGT: r20-br-0, r20-br-1, r20-br-2

- `BHI`: r20-br-0, r20-br-1, r20-br-2
- `BIC`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `BICM`: r20-mesc-1, r20-mesc-2
- `BIS`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `BISM`: r20-mesc-1, r20-mesc-2
- `BIT`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `BITREV`: r20-besc-1, r20-besc-2
- `BLE`: r20-br-0, r20-br-1, r20-br-2
- `BLOS`: r20-br-0, r20-br-1, r20-br-2
- `BLT`: r20-br-0, r20-br-1, r20-br-2
- `BMI`: r20-br-0, r20-br-1, r20-br-2
- `BNE`: r20-br-0, r20-br-1, r20-br-2
- `BNTAG`: r20-tag-1, r20-tag-2
- `BPL`: r20-br-0, r20-br-1, r20-br-2
- `BPT`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `BR`: r20-br-0, r20-br-1, r20-br-2
- `BSWAP`: r20-besc-1, r20-besc-2
- `BSWAPL`: r20-besc-1, r20-besc-2
- `BSWAPW`: r20-besc-1, r20-besc-2
- `BTAG`: r20-tag-1, r20-tag-2
- `BVC`: r20-br-0, r20-br-1, r20-br-2
- `BVS`: r20-br-0, r20-br-1, r20-br-2
- `CALL`: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- `CALLI`: r20-xfer-0, r20-xfer-1, r20-xfer-1-2, r20-xfer-1-3, r20-xfer-1-4, r20-xfer-2, r20-xfer-2-2, r20-xfer-2-3, r20-xfer-2-4
- `CAS`: r20-atom-1, r20-atom-2
- `CASDB`: r20-atom-1, r20-atom-2
- `CBCC`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBCS`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBEQ`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBGE`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBGT`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBHI`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBLE`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBLOS`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBLT`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBMI`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBNE`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBPL`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBVC`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CBVS`: r20-cb-1, r20-cb-1-2, r20-cb-2, r20-cb-2-2, r20-cb-2-3
- `CLMULH`: r20-besc-1, r20-besc-2
- `CLMULL`: r20-besc-1, r20-besc-2
- `CLO`: r20-besc-1, r20-besc-2
- `CLR`: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- `CLZ`: r20-besc-1, r20-besc-2
- `CMP`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4

- `COM`: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- `CTO`: r20-besc-1, r20-besc-2
- `CTZ`: r20-besc-1, r20-besc-2
- `DEC`: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- `DIV`: r20-aesc-1, r20-aesc-2
- `DIVU`: r20-aesc-1, r20-aesc-2
- `DSHR`: r20-besc-1, r20-besc-2-3
- `EXTB`: r20-besc-1, r20-besc-2-3
- `EXTZB`: r20-besc-1, r20-besc-2-3
- `FABS`: r20-fesc-1, r20-fesc-2
- `FADD`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `FADD16`: r20-fesc-1, r20-fesc-2
- `FADD32`: r20-fesc-1, r20-fesc-2
- `FCLASS`: r20-fesc-1, r20-fesc-2
- `FCLASS16`: r20-fesc-1, r20-fesc-2
- `FCLASS32`: r20-fesc-1, r20-fesc-2
- `FCMP`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `FCMP16`: r20-fesc-1, r20-fesc-2
- `FCMP32`: r20-fesc-1, r20-fesc-2
- `FCOPYSIGN`: r20-fesc-1, r20-fesc-2
- `FCVTDH`: r20-fesc-1, r20-fesc-2
- `FCVTDQ`: r20-fesc-1, r20-fesc-2
- `FCVTDQU`: r20-fesc-1, r20-fesc-2
- `FCVTDS`: r20-fesc-1, r20-fesc-2
- `FCVTHD`: r20-fesc-1, r20-fesc-2
- `FCVTHL`: r20-fesc-1, r20-fesc-2
- `FCVTHS`: r20-fesc-1, r20-fesc-2
- `FCVTLH`: r20-fesc-1, r20-fesc-2
- `FCVTLS`: r20-fesc-1, r20-fesc-2
- `FCVTQD`: r20-fesc-1, r20-fesc-2
- `FCVTQUD`: r20-fesc-1, r20-fesc-2
- `FCVTSD`: r20-fesc-1, r20-fesc-2
- `FCVTSH`: r20-fesc-1, r20-fesc-2
- `FCVTSL`: r20-fesc-1, r20-fesc-2
- `FDIV`: r20-fesc-1, r20-fesc-2
- `FDIV16`: r20-fesc-1, r20-fesc-2
- `FDIV32`: r20-fesc-1, r20-fesc-2
- `FENCE`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `FMADD`: r20-fesc-1, r20-fesc-2
- `FMADD16`: r20-fesc-1, r20-fesc-2
- `FMADD32`: r20-fesc-1, r20-fesc-2
- `FMAX`: r20-fesc-1, r20-fesc-2
- `FMIN`: r20-fesc-1, r20-fesc-2
- `FMSUB`: r20-fesc-1, r20-fesc-2
- `FMSUB16`: r20-fesc-1, r20-fesc-2
- `FMSUB32`: r20-fesc-1, r20-fesc-2
- `FMUL`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4

- `FMUL16`: r20-fesc-1, r20-fesc-2
- `FMUL32`: r20-fesc-1, r20-fesc-2
- `FNEG`: r20-fesc-1, r20-fesc-2
- `FNMADD`: r20-fesc-1, r20-fesc-2
- `FNMADD16`: r20-fesc-1, r20-fesc-2
- `FNMADD32`: r20-fesc-1, r20-fesc-2
- `FNMSUB`: r20-fesc-1, r20-fesc-2
- `FNMSUB16`: r20-fesc-1, r20-fesc-2
- `FNMSUB32`: r20-fesc-1, r20-fesc-2
- `FRINT`: r20-fesc-1, r20-fesc-2
- `FRINTA`: r20-fesc-1, r20-fesc-2
- `FRINTM`: r20-fesc-1, r20-fesc-2
- `FRINTP`: r20-fesc-1, r20-fesc-2
- `FRINTZ`: r20-fesc-1, r20-fesc-2
- `FSFLAGS`: r20-fesc-1, r20-fesc-2
- `FSQRT`: r20-fesc-1, r20-fesc-2
- `FSQRT16`: r20-fesc-1, r20-fesc-2
- `FSQRT32`: r20-fesc-1, r20-fesc-2
- `FSUB`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `FSUB16`: r20-fesc-1, r20-fesc-2
- `FSUB32`: r20-fesc-1, r20-fesc-2
- `HALT`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `HINT`: r20-sysx-0, r20-sysx-1
- `ICINV`: r20-sys-0, r20-sys-1, r20-sys-2
- `ICINVA`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `INC`: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- `INSB`: r20-besc-1, r20-besc-2-3
- `ISYNC`: r20-sysx-0, r20-sysx-1
- `JMP`: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- `JMPI`: r20-xfer-0, r20-xfer-1, r20-xfer-1-2, r20-xfer-1-3, r20-xfer-1-4, r20-xfer-2, r20-xfer-2-2, r20-xfer-2-3, r20-xfer-2-4
- `JTAG`: r20-xfer-0, r20-xfer-1, r20-xfer-1-2, r20-xfer-1-3, r20-xfer-1-4, r20-xfer-2, r20-xfer-2-2, r20-xfer-2-3, r20-xfer-2-4
- `LEA`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `LL`: r20-atom-1, r20-atom-2
- `LPAD`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `MAX`: r20-aesc-1, r20-aesc-2
- `MAXU`: r20-aesc-1, r20-aesc-2
- `MCMP`: r20-mblk-1, r20-mblk-2
- `MCPY`: r20-mblk-1, r20-mblk-2
- `MFASID`: r20-sys-0, r20-sys-1, r20-sys-2
- `MFCPUID`: r20-sys-0, r20-sys-1, r20-sys-2
- `MFDP`: r20-sys-0, r20-sys-1, r20-sys-2
- `MFPS`: r20-sys-0, r20-sys-1, r20-sys-2
- `MFSR`: r20-sysreg-0, r20-sysreg-1
- `MIN`: r20-aesc-1, r20-aesc-2
- `MINU`: r20-aesc-1, r20-aesc-2
- `MMOV`: r20-mblk-1, r20-mblk-2
- `MOD`: r20-aesc-1, r20-aesc-2
- `MODU`: r20-aesc-1, r20-aesc-2

- MOVB: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MOVL: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MOVQ: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MOVUB: r20-mesc-1, r20-mesc-2
- MOVUL: r20-mesc-1, r20-mesc-2
- MOVUQ: r20-mesc-1, r20-mesc-2
- MOVUW: r20-mesc-1, r20-mesc-2
- MOVW: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MOVZB: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MOVZL: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MOVZW: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MSCN: r20-mblk-1, r20-mblk-2
- MSCNN: r20-mblk-1, r20-mblk-2
- MSET: r20-mblk-1, r20-mblk-2
- MTASID: r20-sys-0, r20-sys-1, r20-sys-2
- MTDMW: r20-sys-0, r20-sys-1, r20-sys-2
- MTDP: r20-sys-0, r20-sys-1, r20-sys-2
- MTPS: r20-sys-0, r20-sys-1, r20-sys-2
- MTSR: r20-sysreg-0, r20-sysreg-1
- MUL: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MULH: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- MULHU: r20-aesc-1, r20-aesc-2
- MVAL: r20-mblk-1, r20-mblk-2
- NEG: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- NOP: r20-sysn-0, r20-sysn-1, r20-sysn-2
- POP: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- POPCNT: r20-besc-1, r20-besc-2
- POPM: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- POPX: r20-sysx-0, r20-sysx-1
- PROBER: r20-sys-0, r20-sys-1-2, r20-sys-2
- PROBEW: r20-sys-0, r20-sys-1-2, r20-sys-2
- PUSH: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- PUSHM: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- PUSHX: r20-sysx-0, r20-sysx-1
- RET: r20-sysn-0, r20-sysn-1, r20-sysn-2
- ROR: r20-besc-1, r20-besc-2
- RORI: r20-besc-1-2, r20-besc-2-2
- RORI32: r20-besc-1-2, r20-besc-2-2
- RTI: r20-sysn-0, r20-sysn-1, r20-sysn-2
- RTT: r20-sysn-0, r20-sysn-1, r20-sysn-2

- `SAR`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `SBC`: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- `SC`: r20-atom-1, r20-atom-2
- `SET`: r20-aesc-1, r20-aesc-2
- `SEV`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `SHL`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `SHR`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `SOB`: r20-sob-1, r20-sob-2
- `SPL`: r20-sys-0, r20-sys-1, r20-sys-2
- `SUB`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `SUBM`: r20-mesc-1, r20-mesc-2
- `SWAP`: r20-atom-1, r20-atom-2
- `SWAPDB`: r20-atom-1, r20-atom-2
- `TLBI`: r20-sys-0, r20-sys-1, r20-sys-2
- `TLBIA`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `TLBSYNC`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `TRAP`: r20-sys-0, r20-sys-1, r20-sys-2
- `TRAPL`: r20-sys-0, r20-sys-1-3, r20-sys-2
- `TST`: r20-sop-0, r20-sop-1, r20-sop-1-2, r20-sop-1-3, r20-sop-1-4, r20-sop-2, r20-sop-2-2, r20-sop-2-3, r20-sop-2-4
- `UTF8DEC`: r20-besc-1, r20-besc-2
- `UTF8ENC`: r20-besc-1, r20-besc-2
- `UTF8LEN`: r20-besc-1, r20-besc-2
- `WFE`: r20-sysn-0, r20-sysn-1, r20-sysn-2
- `XADD`: r20-atom-1, r20-atom-2
- `XADDDB`: r20-atom-1, r20-atom-2
- `XAND`: r20-atom-1, r20-atom-2
- `XANDDB`: r20-atom-1, r20-atom-2
- `XMAX`: r20-atom-1, r20-atom-2
- `XMAXDB`: r20-atom-1, r20-atom-2
- `XMAXU`: r20-atom-1, r20-atom-2
- `XMAXUDB`: r20-atom-1, r20-atom-2
- `XMIN`: r20-atom-1, r20-atom-2
- `XMINDB`: r20-atom-1, r20-atom-2
- `XMINU`: r20-atom-1, r20-atom-2
- `XMINUDB`: r20-atom-1, r20-atom-2
- `XNORPOP`: r20-besc-1, r20-besc-2
- `XOR`: r20-mem-0, r20-mem-1, r20-mem-1-2, r20-mem-1-3, r20-mem-1-4, r20-mem-2, r20-mem-2-2, r20-mem-2-3, r20-mem-2-4
- `XOR_`: r20-atom-1, r20-atom-2
- `XOR_DB`: r20-atom-1, r20-atom-2
- `XXOR`: r20-atom-1, r20-atom-2
- `XXORDB`: r20-atom-1, r20-atom-2

Generated by `tools/mkmanual.py`; do not edit.

Part III — Appendices

Appendix A — Possible improvements not decided on

These are ideas that would make the machine better in one respect or another and that are not decisions. They come from the reports on kernel pain points, hardware vulnerabilities and OpenBSD's mitigations, and from the open items of the instruction-set text. Each is stated as a possibility, with its benefit, its cost and what other machines do, so that it can be taken up, rejected or promoted to a decision in appendix B. Nothing here is built or specified unless it says so. The same ordering principle as the rest of the manual applies: code size, then easy recoverability, then speed and efficiency through fewer gates and tighter hot loops.

A.1 Reserve a page bit that enforces landing pads

A.1.1 The `LPAD` instruction marks a legal target of an indirect jump or call; a page bit could make the hardware fault when an indirect transfer lands anywhere else, with enforcement off in ABI version 1 and on from version 2.

A.1.2 A page bit that gates landing pads is approved, with the fault attributed to the branch, to be specified (errata 84, item 5). *(D)*

Commentary. **Precedent.** `LPAD` already exists, and the ABI leaves landing pads off in version 1, with no switch to enforce them. **Trade-offs.** The bit costs one comparator and two bytes per address-taken function, and deciding later gets more expensive because every binary built in the meantime lacks the pads. **Benefits.** It blocks jump-oriented attacks at the transfer, with no recovery code beyond the fault handler that already exists. **Modern comparables.** Intel's indirect-branch tracking and ARM's branch target identification, both of which OpenBSD enforces by default where the hardware has them. **Impact.** *Kernel:* A landing-pad violation is a fault the handler already handles; the kernel sets the page bit at exec time. *Compiler:* The compiler emits `LPAD` at every address-taken function, two bytes each. *Hardware:* One page bit and one comparator on an indirect-transfer target.

A.2 A page bit that says a system call may be made from here

A.2.1 A page-table bit could let the hardware refuse a system call from any page not so marked, so that the kernel's check of where a call came from moves into the instruction.

A.2.2 A page bit for system-call entry (the `SYS` page bit) is approved, to be specified (errata 84, item 8). *(D)*

Commentary. **Precedent.** OpenBSD's `msyscall` and `pinsyscalls` restrict where system calls may be issued from. **Trade-offs.** One bit and one gate; the kernel would no longer need to check the origin on every call. **Benefits.** About four instructions removed from every system call, and region pinning with no hot-path check. **Modern comparables.** No architecture surveyed has this bit; it is done by the kernel in software. **Impact.** *Kernel:* The kernel no longer checks where a system call came from on every call, which removes about four instructions from each. *Compiler:* None. *Hardware:* One page bit and one gate at the `TRAP` decode.

A.3 A check of the stack pointer at system-call entry

A.3.1 The hardware could check that the stack pointer lies in a region registered as a stack when a system call or a fault is taken.

A.3.2 A stack-limit register is approved, to be specified (errata 84, item 4). *(D)*

Commentary. **Precedent.** OpenBSD checks the stack pointer against a `MAP_STACK` region on system calls and faults. **Trade-offs.** It adds a comparison to entry, which is the path the design most wants short, and gives no benefit over the kernel making the same check. **Verdict.** Not recommended; recorded because the question is natural. **Impact.** *Kernel:* None over the check the kernel already makes. *Compiler:* None. *Hardware:* A comparator and a region register on the entry path, which is the path the design most wants short.

A.4 Protecting the return address

A.4.1 The return address lives on the data stack, because `call` pushes it and there is no link register; there are four ways to protect it: software canaries and OpenBSD's return-address protection in the compiler, a hardware return stack, a shadow stack, and nothing.

A.4.2 The mirror shadow stack is approved with its recommendations (errata 85, study item 6); return-address authentication is deferred (errata 84, item 7). *(D)*

Commentary. **Precedent.** x86 has the same exposure and uses stack canaries, `retguard` in OpenBSD's clang, and the shadow stacks of Intel's control-flow enforcement; ARM has pointer authentication. **Trade-offs.** A shadow stack is the strongest and brings the most recovery code (a second stack to overflow, switch and unwind), so the analysis does not recommend it by default; software detection costs a few instructions per function and no hardware. **Benefits.** Detection with little or no recovery code. **Verdict.** Start with the compiler; consider a hardware mechanism only if code size allows. **Impact.** *Kernel:* A shadow stack is a second stack for the kernel to manage and unwind; software detection needs only a fault handler. *Compiler:* The compiler adds a canary or a return-address check per function. *Hardware:* Software costs nothing; a hardware return stack or a shadow stack costs a second stack structure and its control.

A.5 Tag or key bits in pointers

A.5.1 The 25 spare bits of a 64-bit pointer (a 39-bit virtual address uses the rest) could carry a tag or a key, as a memory-tagging or pointer-authentication scheme does.

A.5.2 Full 128-bit CHERI is rejected, and a valid-pointer tag per register and per 8-byte word (stage 1) is kept, with bounds deferred (errata 86, study item 3); granule colouring and reserved colours for uninitialised and freed memory are approved, to be specified, and spend pointer bits that the canonical-address rule refuses to software, so that rule must be restated (errata 84, open). *(D)*

Commentary. **Precedent.** ARM's top-byte-ignore, pointer authentication and memory tagging. **Trade-offs.** The cost is canonical-address rules: pointers must be masked before use, and the hardware must define what a tagged pointer does. **Verdict.** No threat that the operating system asked for requires it; it costs gates and state, so it is not recommended. **Impact.** *Kernel:* The kernel would have to define what a tagged pointer means across the user and kernel boundary. *Compiler:* Every pointer use needs masking, and pointer arithmetic must preserve tags. *Hardware:* Gates and state in the address path.

A.6 An optional 48-bit address mode

A.6.1 A fourth page-table level, switched on by a feature bit, could raise the virtual address from 39 to 48 bits.

Commentary. **Trade-offs.** The user half of the 39-bit space is 38 bits, which gives address-space randomisation far less entropy than the 47 bits of amd64; the price of fixing it is a longer walk on every miss. **Benefits.** Entropy and a bigger address space for a database or a memory-mapped file. **Modern comparables.** x86-64 and AArch64 have four levels (and x86-64 five); RISC-V offers three, four and five by feature. **Impact.** *Kernel:* A mode for the kernel to switch on, with a fourth-level table to allocate and walk. *Compiler:* None beyond pointer size, which does not change. *Hardware:* A fourth walker level and a longer walk on every miss.

A.7 A second page-table base register

A.7.1 A second page-table base for the kernel half of the address space would let a kernel and a user program run with different tables without flushing, if a speculative core ever needs the isolation.

Commentary. **Precedent.** The cost of separating kernel and user page tables on x86 after Meltdown was about 5% typical and about 30% in the worst case in the developers' own estimates, and the tagged translation buffers (PCID) made it tolerable. **Trade-offs.** The single base is correct and free on a core that does not speculate; the second base register costs a register and a rule, and the question is whether to pay it before the need exists. **Benefits.** The isolation is in the hardware from the start. **Modern comparables.** AArch64 has two translation-table base registers, one for each half of the address space. **Impact.** *Kernel:* The kernel switches one base register at the privilege change instead of managing a shared table. *Compiler:* None. *Hardware:* A second base register and a rule choosing which half uses which.

A.8 Two-byte forms of the user-memory guard instructions

A.8.1 `stua` and `clua` could have one-parcel page-2 forms, saving four bytes per user-copy routine.

Commentary. **Trade-offs.** It uses two of the 19 reserved page-2 slots, which is not worth it until a kernel exists to count the copy routines. **Benefits.** Smaller and faster user copies. **Verdict.** Hold the slots and decide when the kernel exists. **Impact.** *Kernel:* Each user copy routine is four bytes smaller. *Compiler:* None. *Hardware:* Two reserved page-2 slots used.

A.9 Thirty-two-bit forms of add, subtract and shift

A.9.1 If the extension instructions the compiler emits after narrow arithmetic are more than a few percent of the code, 32-bit forms of the common operations on page 2 would remove them.

Commentary. **Precedent.** AArch64's `w` forms and RISC-V's `ADDW` family. **Trade-offs.** A second set of opcodes in the page-2 map against extension instructions in the compiled code; the overhead has never been measured over the whole corpus. **Verdict.** Measure first; it is one script over the compiled corpus. **Impact.** *Kernel:* None. *Compiler:* The compiler stops emitting an extension after common 32-bit operations. *Hardware:* A second set of opcodes in the page-2 map and a little ALU decode.

A.10 Packed-lane instructions in the integer registers

A.10.1 A small set of lane operations (add, subtract, saturating add, compare, minimum, maximum, average, sum of absolute differences, shuffle on 8, 16 and 32-bit lanes) in the existing registers could speed up string, codec and image loops.

Commentary. **Precedent.** Alpha's motion-video instructions and PA-RISC's multimedia instructions did exactly this, in integer registers. **Trade-offs.** It adds no state and little hardware, but it is 64 bits wide so the gain per instruction is modest, and compilers use it poorly. **Verdict.** Collect the evidence first: the compiler corpus was built at a size setting that hides how much vectorisable code there is (appendix B, S1). **Impact.** *Kernel:* String and checksum routines get faster. *Compiler:* Vectorisation into integer lanes is weak, so the library routines would be hand-written. *Hardware:* A lane-aware ALU: little extra hardware and no new state.

A.11 Streaming and non-temporal block operations

A.11.1 A large `MCPY` evicts the whole data cache for data never read again; a non-temporal variant or a streaming memory type would avoid it.

Commentary. **Precedent.** x86 has non-temporal stores; ARM has non-temporal load and store pairs. **Trade-offs.** It shows immediately on an 8 KB cache; the fix is an opcode or a memory type, the non-fix is to leave the cache alone. **Verdict.** Open; decide when the memory system is built. **Impact.** *Kernel:* Large copies would not evict the kernel's working set. *Compiler:* `memcpy` would choose the streaming form above a size. *Hardware:* A non-temporal write path in the cache.

A.12 Smaller possibilities

- **`MULHSU`** (the high half of a signed-by-unsigned product, for a signed top limb meeting an unsigned one) is reserved in the arithmetic escape; it is one correction step in software and has one caller, a bignum library's innermost loop.
- **Hardware page zeroing**, and **guard-page states in the page-table entry that do not consume translation-buffer entries**, would make the allocator hardening of OpenBSD's `malloc` cheaper.
- **A mixed leaf size for the kernel's text** is needed if the kernel is to be write-xor-execute with one-gigabyte leaf pages.
- **Hardware breakpoints and debug registers** are not designed; a debugger has only the breakpoint instruction and the trace bit.
- **A sealed (immutable) page bit and a hardware mask for `pledge`** have no benefit over the kernel doing the checks, and are rejected.

Commentary. **Trade-offs.** None of these is ranked above the decisions in appendix B; the first four sections of this appendix (landing pads, the system-call page bit, the stack check and return-address protection) are the ones OpenBSD's developers have shown the most interest in.

Appendix B — Decisions pending

These are the open decisions, each with its question, the proposed answer, and the precedent, trade-offs and benefits that surround it. Each has five options with their costs in the working document `../decisions-pending.md` (the identifiers P, R, S, N and B below are that document's), and the boot choices are worked through in `../boot.md`. Decided items are not repeated here. Each entry is judged by the three principles in order: code size, easy recoverability (less recovery code), and speed and efficiency through fewer gates and tighter hot loops. Every entry is a proposal *(P)* until it is decided.

B.1 The instruction set and the system

B.1.1 The wake rule of `WFE` (P1)

B.1.1.1 The question is whether `WFE` ends its sleep when an interrupt is pending even if the priority masks it; the proposal is yes. *(P)*

Commentary. **Precedent.** An idle loop must check for work and sleep without a gap, or an interrupt that arrives between the two is lost. V7's idle routine lowered the priority and executed `wait` inside a loop that rechecked the run queue after every interrupt, so a lost wake-up cost at most one clock tick. **Trade-offs.** With priority 7 on entry, "lower the priority, then sleep" misses an interrupt that lands between the two, and "sleep at priority 7" never wakes. **Benefits.** The idle loop becomes `spl #7`, check for work, `wfe`, `spl #0`, with no gap and no timer tick to bound it; no opcode, a few gates. **Modern comparables.** AArch64 and RISC-V `wfi` resume on a pending enabled interrupt (RISC-V's manual says the global enable bit is ignored and that an implementation may wake for any reason, so "the same as RISC-V" holds only if the pdp64's priority mask is treated like that bit); x86 closes the gap with the one-instruction interrupt shadow of `STI`, which is hidden state. **Impact.** *Kernel:* The idle loop needs no tick to bound a lost wake-up. *Compiler:* Spin-wait and idle code use `WFE` and `HINT #1`. *Hardware:* A pending-interrupt line into the wait logic, a few gates.

B.1.2 An unprivileged time counter (P3)

B.1.2.1 The proposal is `RDTIME rd`, an unprivileged read of a free-running, constant-rate, monotonic counter. *(P)*

Commentary. **Precedent.** The PDP-11 and VAX kept the time in memory updated by a line clock and read it with a system call. **Trade-offs.** A user-readable counter is a timing side channel, so the kernel needs an enable bit; the counter's width and rate become architecture. **Benefits.** A clock read without a trap, which is what a fast `clock_gettime` in a shared page needs. **Modern comparables.** x86 `RDTSC`, RISC-V `rdtime`, PowerPC `mftb`, s390 `STCKF`, MIPS `RDHWR`, LoongArch `rdtime`; the x86 counter's history of unreliability is the argument for fixing monotonicity and constant rate at the start. **Use.** Timestamps, timeouts, and the fast path of every library's clock call. **Impact.** *Kernel:* A fast `clock_gettime` with no trap. *Compiler:* An intrinsic for the counter read. *Hardware:* One counter, a user-read enable bit and a `SYSX` decode.

B.1.3 Feature and identification registers (P4)

B.1.3.1 The proposal is a block of read-only system registers (numbers 13 and up) giving the version, the optional features, the cache geometry, the page sizes and the address width. *(P)*

Commentary. **Precedent.** The VAX had a system-identification register the kernel switched on; x86 has `CPUID`, which has grown hundreds of leaves and traps under virtualisation. **Trade-offs.** Each register's layout must be written once in a grammar so it cannot drift. **Benefits.** One binary adapts to the machine, and a kernel need not patch itself per model (OpenBSD carries 75 references to its boot-time patching). **Modern comparables.** AArch64's identification registers, RISC-V's `misa`. **Impact.** *Kernel:* The kernel need not patch itself per model. *Compiler:* Runtime selection of routines by feature bits. *Hardware:* A small block of read-only registers.

B.1.4 TLB invalidation by address-space tag (P5)

B.1.4.1 The proposal is one new instruction, `TLBIASID`, that invalidates every translation of one address space, broadcast like `TLBI`. *(P)*

Commentary. **Precedent.** The VAX flushed process translations on every context switch and kept system ones; x86 added tags (PCID) and `INVPCID` much later. **Trade-offs.** A flush-all works until the first rollover of the tag numbers, after which every process loses its translations. **Benefits.** Process exit and tag reuse become cheap. **Modern comparables.** AArch64 `TLBI ASIDE1IS`, RISC-V `sfence.vma` with an address-space operand, x86 `INVPCID`. **Impact.** *Kernel:* Process exit and tag reuse become one broadcast. *Compiler:* None. *Hardware:* A tag compare in the translation buffer's invalidate path.

B.1.5 What a multi-register instruction leaves behind when it faults (P12)

B.1.5.1 The proposal is a rule and a test: every multi-access instruction (`PUSHM`, `POPM`, `PUSHX`, `POPX`, the block operations) is either all-or-nothing or safe to repeat from the start, and an emulator test interrupts each at every access and checks that a restart reaches the same state. *(P)*

Commentary. **Precedent.** The PDP-11 needed a status register (`MMR1`) and, on the 11/40, a kernel routine that decoded the faulting instruction to undo it; the VAX needed a first-part-done bit; ARM's load-multiple restarts with the base register restored. **Trade-offs.** The area below the stack pointer is dead memory, so a partial push is invisible; the risk is another observer (a device or core) seeing a half-written area. **Benefits.** The fault handler restarts blindly, with no instruction-specific cases, which is what recoverability means. **Modern comparables.** RISC-V has no multi-register instruction; ARM and the VAX restart as above. **Impact.** *Kernel:* The fault handler restarts every multi-access instruction blindly. *Compiler:* None. *Hardware:* Each multi-access instruction checks every address before acting, or is repeatable.

B.1.6 Priority 7 on interrupt entry as well as exception entry (P14)

B.1.6.1 Exceptions enter at priority 7, which is decided; the open question is whether interrupts do too, which the implementation does. *(exceptions D; interrupts P)*

Commentary. **Precedent.** The PDP-11 loaded each vector's own priority and pushed the old state on a stack, so an interrupt at any time could not lose it; trap vectors conventionally held priority 7. **Trade-offs.** Entering in registers needs the priority raised, or a higher-level interrupt could overwrite the saved state before the handler stores it; the cost is one `SPL` in a handler that wants to be interruptible. The alternatives are per-vector priority (the PDP-11's choice), a hardware push, and an interrupt shadow. **Modern comparables.** x86, AArch64 and RISC-V all mask interrupts on entry. **Impact.** *Kernel:* One `SPL` in a handler that wants to be interruptible. *Compiler:* None. *Hardware:* Priority 7 loaded into the new status word at entry.

B.1.7 A prefetch instruction (P15)

B.1.7.1 The proposal is none, with the shape of a non-faulting `PREFETCH` with a memory operand reserved on a free sub-opcode. *(P)*

Commentary. **Precedent.** Neither the PDP-11 nor the VAX had one; caches there were transparent. **Trade-offs.** The kernel survey counts over a hundred prefetch instructions across the four kernels, mostly in tuned list and copy code; an in-order core with no data cache gains nothing. **Modern comparables.** AArch64 `PRFM`, ARM `PLD`, PowerPC `DCBT`, x86 `PREFETCHT0`. **Impact.** *Kernel:* List walks and copy loops can warm the cache. *Compiler:* `PREFETCH` would need compiler heuristics. *Hardware:* A non-faulting load path with no destination; nothing on a core with no data cache.

B.1.8 Performance counters (P16)

B.1.8.1 The proposal is two free-running counters, cycles and instructions retired, readable in user mode, added after the clock (P3) with the same enable bit. *(P)*

Commentary. **Precedent.** Unix profiled by sampling the program counter at clock ticks. **Trade-offs.** A user-readable cycle counter is a timing channel; a full counter block with event selection costs a large block and interrupt machinery. **Modern comparables.** x86 `RDPMC`, the AArch64 PMU, RISC-V's `hpm` counters. **Impact.** *Kernel:* A profiler reads counters instead of sampling at ticks. *Compiler:* Intrinsics. *Hardware:* Two counters and an enable bit.

B.1.9 Constant-time execution (P17)

B.1.9.1 The question is how to guarantee that instruction time does not depend on operand values; the proposal is a core set of instructions that is always constant-time plus a mode bit that extends the promise to divide, `MSCN`, `MCMP` and floating point. *(P)*

B.1.9.2 Closed in part: the branch-free select is adopted, at least one secure core has every timing channel removed (all instructions and cache fetches take fixed time, no periodic tick), and on that core each instruction takes a time independent

of its data, with no ticks or timing interrupts introduced to achieve it (errata 85, 86; `docs/crypto-secure-core.md`); the mode bit of the proposal above is superseded for the secure core. *(D)*

Commentary. **Trade-offs.** Making all integer instructions constant-time would cost about 1% on average by a rough estimate, because divide is only 0.04% of compiled instructions (149 of 370,115; multiply costs nothing, since a fixed-latency multiplier needs less logic than one with an early-out); the mode bit keeps fast paths for ordinary code. A constant-time instruction does not make code constant-time: a secret-dependent branch or table index still leaks through the predictor and the cache. **Precedent.** Neither ancestor addressed it; the PDP-11's multiply and divide were microcoded with operand-dependent times. **Modern comparables.** Arm's `DIT` bit, Intel's data-operand-independent timing mode, RISC-V's scalar-crypto timing subset. **Use.** Cryptography on secret keys. The performance cost of those modes is not established. **Impact.** *Kernel:* Crypto code sets the mode around secret-dependent work. *Compiler:* The back end must not turn a constant-time sequence into a variable-time one. *Hardware:* The core set costs nothing; the mode bit needs the fast paths of divide and the scanners to be gateable.

B.1.10 The literal pool and execute-only code (P18)

B.1.10.1 The proposal is an ABI rule: literal pools move out of `.text` into a read-only section beside it, so code pages hold only instructions and can be execute-only. *(P)*

Commentary. **Precedent.** The PDP-11's immediates sit in the instruction stream, and with separate instruction and data spaces a program could not read its own instructions as data. **Trade-offs.** The PC-relative reach limits how far the pool may be, and the linker must keep the two sections near each other. **Benefits.** Zero hardware; a memory-disclosure bug no longer reveals code. **Modern comparables.** OpenBSD makes code execute-only on amd64 and arm64; ARM compilers offer a flag to keep pools out of code. **Impact.** *Kernel:* None. *Compiler:* Pools are emitted into a read-only section beside the text. *Hardware:* None; the linker keeps the sections within PC-relative reach.

B.1.11 Vector and SIMD math (S1 to S6)

B.1.11.1 The device route is decided: the processor has no vector register file and no SIMD instruction set, and wide data-parallel work (graphics, AI and large-language-model inference, the array languages APL and K) is done by memory-mapped devices (chapter 8). *(D)*

B.1.11.2 Open are the number formats and operations of the devices and the reconciliation of the device descriptors with the standard descriptor; the six questions are: where data-parallel work lives (coprocessor, packed lanes in the integer registers, a fixed-width vector file, a scalable one, a matrix unit); which registers hold vectors; fixed or scalable length; how the machine state is saved on a context switch and whether the kernel may use it; which number formats (half precision, bfloat16, 8-bit integer dot products, 8-bit floating point); and the ABI and compiler support. *(P)*

Commentary. **Precedent.** The PDP-11 sent heavy numerical work to attached array processors; the VAX had a vector extension on its 6000 series, with 16 vector registers of 64 elements, supported by VMS; neither Unix used it much. **Trade-offs.** A fixed-width vector file brings a second register file and its context-switch cost, opcodes, and a new width for every generation (the history of SSE, AVX and AVX-512); a scalable design runs one binary on a small and a large implementation at the price of the most complex specification. Lazy saving of vector state was a security hole on x86, and Linux went back to eager restore. **Benefits.** The coprocessor needs no opcodes and no processor state. **Modern comparables.** ARM SVE and RISC-V V (scalable), ARM NEON, x86 AVX, PowerPC VSX, Alpha MVI. **Use.** Neural-network inference (the LB64 accelerator), graphics, signal processing and the library's string and memory routines. The evidence needed first: compile the corpus at higher optimisation and count vectorised loops, measure the share of time in memory and string routines, and decide the target workloads. **Impact.** *Kernel:* No vector state to save. *Compiler:* No vectoriser for the processor; the runtime lowers array primitives to descriptors. *Hardware:* No register file; the devices carry the width.

B.2 The bus, boot and devices

B.2.1 Data-cache maintenance by address (P6)

B.2.1.1 The proposal is to reserve nothing: DMA buffers are uncached, so no cache instruction is needed until a non-coherent device appears. *(P)*

Commentary. **Precedent.** The 11/70's cache watched DMA writes; the VAX's adapter had data paths to purge. **Trade-offs.** Uncached buffers are slow to read; cache maintenance would speed them and needs three reserved sub-opcodes.

Modern comparables. ARM, MIPS and embedded PowerPC with non-coherent DMA wrap cache maintenance in a DMA-mapping layer; x86 DMA is coherent. **Impact.** *Kernel:* Drivers need no cache code. *Compiler:* None. *Hardware:* No cache-maintenance operations.

B.2.2 Firmware calls (P7)

B.2.2.1 The proposal is none: everything goes through devices, with a required reset register and a watchdog in the bus controller. The kernel survey disagrees and would specify a firmware-call convention on reserved trap vectors. *(P)*

Commentary. **Precedent.** The PDP-11 kernel never called firmware; the VAX had console registers the kernel read and wrote. **Trade-offs.** No firmware means no firmware to trust and no extra privilege level, and every platform must say where its console and reset registers are, which the others get from firmware. **Modern comparables.** RISC-V's supervisor binary interface, ARM's PSCI and secure monitor calls, Alpha's PALcode, SPARC's Open Firmware. **Impact.** *Kernel:* Reboot and power-off through a device register and a watchdog. *Compiler:* None. *Hardware:* A reset register and a watchdog timer in the controller.

B.2.3 Double-width compare-and-swap and a random-number instruction (P8, P9)

B.2.3.1 The proposals are to add neither: the evidence for a 128-bit compare-and-swap is one Linux use (software can tag a pointer with the 25 spare bits instead), and random numbers come from an entropy device on the bus rather than an instruction. *(P)*

B.2.3.2 The random-number pool is one device shared by all cores, with no per-process pool, no version register and no updatable firmware; it assists the operating system's own generator (errata 85). *(D)*

Commentary. **Precedent.** The VAX solved the lock-free queue with whole-queue interlocked instructions; no machine of the period had a random-number instruction. **Modern comparables.** x86 `CMPXCHG16B`, AArch64 `CASP`, RISC-V `AMOCAS.Q`; x86 `RDRAND` and `RDSEED`, PowerPC `DARN`, s390 `PRNO`, AArch64 `RNDR`. **Impact.** *Kernel:* Entropy from a device at boot. *Compiler:* Tagged pointers in software if a double-width compare-and-swap is not wanted. *Hardware:* An entropy source device; no new opcode.

B.2.4 The interrupt controller and routing to cores (R1)

B.2.4.1 The proposal is wired interrupt lines to core 0 with a per-line target register, keeping the eight priority levels, with message-signalled interrupts as an extension. *(P)*

Commentary. **Precedent.** The PDP-11 had no controller; a device asserted one of four request lines and supplied its vector. **Trade-offs.** The smallest design adds no new failure cases and cannot give a fast multi-queue device its own interrupt. **Modern comparables.** x86's APIC, ARM's GIC, RISC-V's PLIC and AIA. **Impact.** *Kernel:* A handler sees one interrupt model. *Compiler:* None. *Hardware:* Wired lines to one core with a target register.

B.2.5 Inter-processor interrupts and starting other cores (R2, B2)

B.2.5.1 The proposal is a per-core doorbell register and a per-core start register in the bus controller (chapter 4), with `SEV` and `WFE` for waiting. *(P)*

Commentary. **Precedent.** The VAX's console processor started the other processors. **Modern comparables.** x86's INIT and START-UP sequence, ARM's PSCI and spin table, RISC-V's hart-start call. **Impact.** *Kernel:* One register write per core and one per doorbell. *Compiler:* None. *Hardware:* A start register and a doorbell per core.

B.2.6 How coherence scales (R3)

B.2.6.1 The proposal is to keep snooping for the four cores of the first device; the ceiling is now sixteen or more (errata 92), and the protocol for that many is open (7.7.4). *(P)*

Commentary. **Trade-offs.** Directory protocols scale and are large; software coherence is cheap and fragile. **Modern comparables.** x86's snoop filters and directories across sockets, ARM's coherent interconnects. **Impact.** *Kernel:* Cache coherence is invisible to the kernel. *Compiler:* None. *Hardware:* Snooping on two to four cores.

B.2.7 The bus transport (R4)

B.2.7.1 Closed: the transport is PCI Express, with the pdp64's convenience and security circuitry on top (errata 75, 80). *(D)*

Commentary. **Trade-offs.** It saves a bridge and makes the atomics a monitor naturally, and the Unibus's lock is no longer a native transaction. **Modern comparables.** ARM's AMBA, RISC-V's TileLink or AXI, FPGA systems on AXI throughout. **Impact.** *Kernel:* None. *Compiler:* None. *Hardware:* The bridge to AXI is not needed if AXI is the transport.

B.2.8 The device layout and the descriptor (R5)

B.2.8.1 The proposal is the uniform layout and the 32-byte descriptor of chapter 5, with an identification register first, and virtio-compatible devices only if reusing OpenBSD's drivers saves more than it costs. *(P)*

Commentary. **Precedent.** The RK11 and the DEUNA, as in chapter 5. **Trade-offs.** The single ring per device makes duplex devices two slots. **Modern comparables.** `virtio`, NVMe, SATA's command lists, Intel Ethernet's done bit. **Impact.** *Kernel:* One driver skeleton. *Compiler:* The descriptor is a generated C structure. *Hardware:* One ring engine behind all devices.

B.2.9 DMA addressing and protection (R6)

B.2.9.1 Superseded: an IOMMU is part of the design and its five recommendations are accepted (errata 75, 85); bits 40 to 63 of its leaf are free. *(D)*

Commentary. **Precedent.** The Unibus carried only 18 address bits, so the VAX and the larger PDP-11s had map registers that translated device addresses, in effect a simple translation unit for necessity. **Trade-offs.** No protection from a faulty or malicious device; a translation unit matters when virtualisation or untrusted devices do. **Modern comparables.** x86 VT-d, ARM SMMU, the RISC-V IOMMU; Linux's bounce buffers for limited devices. **Impact.** *Kernel:* A driver passes physical addresses. *Compiler:* None. *Hardware:* No translation unit for devices.

B.2.10 Errors raised by devices and the bus (R7)

B.2.10.1 The proposal is the precise and imprecise paths the ISA already has plus a small register block in the bus controller for the cause. *(P)*

Commentary. **Precedent.** A PDP-11 bus timeout trapped through vector 4 and usually ended in a panic; the VAX had a machine-check frame. **Modern comparables.** x86's machine-check banks and PCI Express error reporting, ARM's RAS extension. **Impact.** *Kernel:* One recovery path for device errors. *Compiler:* None. *Hardware:* A small error register block in the controller.

B.2.11 Virtualisation (R8)

B.2.11.1 The proposal is to declare it out of scope for System v1 and fix five constraints: privileged state stays privileged or controllable, the page-table walker could be wrapped by a second level, interrupts are injectable, system-register access can trap, and the translation-enable bit and software accessed and dirty bits are reviewed for what a hypervisor would need. *(P)*

Commentary. **Precedent.** The PDP-11 was not designed for virtualisation and has sensitive instructions that do not trap in user mode; the VAX was not cleanly virtualisable either, and a 1991 paper described the changes needed. **Trade-offs.** Adding virtualisation late cost the VAX instruction changes; settling the constraints early costs a paragraph. **Modern comparables.** x86 VMX with nested paging, ARM exception level 2, the RISC-V hypervisor extension, IBM's trap-and-emulate machines. **Impact.** *Kernel:* A hypervisor could be added without changing a guest. *Compiler:* None. *Hardware:* Constraints on privileged state, the walker and interrupt injection.

B.2.12 The bus controller's mechanisms (N1 to N3)

B.2.12.1 The proposals are a fixed 4 KB page per slot with the mapping register for exceptions (N1), an interrupt with a small event queue and a rescan on overflow (N2), and an absent mark with a precise fault and the queued work left in memory (N3). *(P)*

Commentary. See section 2.6 and its commentary: the VAX's nexus scan, PCI's configuration space and all-ones reads, USB's status-change endpoint. **Impact.** *Kernel:* Enumeration and hot-plug are one loop and one queue. *Compiler:* None. *Hardware:* A fixed page per slot, an event queue and a presence bit.

B.2.13 The boot decisions (B1, B3, B4, B5, B8)

B.2.13.1 The proposals are a boot ROM that reads block 0 (B1), a boot-information block of memory, cores, the bus controller's address and two slots (B3), an `INIT` bit with an optional firmware descriptor (B4), no UEFI, with a simple hand-off a shim could use (B5), and a block list in the protective MBR's boot code (B8). *(P)*

Commentary. See chapter 4 and `../boot.md`: the PDP-11's block 0 and ODT, the VAX's boot block and restart parameter block, the BIOS and UEFI. **Impact.** *Kernel:* A boot-information struct and a core start register. *Compiler:* The loader and first block are built by the project's compiler. *Hardware:* A boot ROM, a block-0 reader and per-core start registers.

B.2.14 How USB attaches, and virtio first

B.2.14.1 Closed in part: USB is attached over PCI Express, and virtio-net, virtio-gpu and virtio-snd are the standard network, graphics and audio interfaces (errata 75, 79). *(D)* What those decisions do not say is whether USB is a controller that shows each attached device as a bus slot, or a conventional ring-based host controller driven by an existing operating-system USB stack; and whether the emulator uses `virtio` devices first to reach an OpenBSD login sooner.

Commentary. **Trade-offs.** Per-slot USB moves the protocol into the controller chip and takes the stack out of the operating system; the conventional controller uses code that already exists. `virtio` reuses OpenBSD's existing drivers in the emulator and defers the project's own eight-register devices to silicon; it gets to `ssh` faster and puts native devices later. **Modern comparables.** xHCI for the conventional controller; `virtio-mmio` on every emulated RISC-V and ARM board. **Impact.** *Kernel:* A disk driver serves a USB disk; virtio reuses the existing drivers. *Compiler:* None. *Hardware:* USB protocol in the controller costs gates; virtio costs nothing for the emulator.

Appendix C — Glossary

Terms the manual uses, collected in one place. Each entry gives the plain meaning and, in brackets, the chapter or section where the manual deals with it. Terms for the instruction groups (the "escape" opcodes) are listed by name and opcode; the full encodings are in the instruction-set text `../pdp64-isa.md`.

C.1 Architecture and encoding

Term	Meaning
pdp64	the 64-bit extension of the PDP-11 this manual describes, as the PDP-11 extended the PDP-10's ideas down and the VAX extended the PDP-11 up (chapter 1)
family	the three CPUs of the architecture, pdp64/r20, pdp64/16 and pdp64/32, each with its own encoding and its own manual (1.8)
parcel	a 16-bit unit of instruction encoding; an instruction is one to three parcels, two to six bytes (9.4)
`len`	bits 15 and 14 of the first parcel: the number of extension parcels for `00`, `01` and `10`; the value `11` selects the second opcode page (9.4)
page 1, page 2	the two opcode maps. Page 1 has 64 top-level opcodes, 58 assigned; page 2 (`len = 11`) has 64 one-parcel entries, 45 defined, each an exact abbreviation of a page-1 instruction (9.1)
top-level opcode	the six bits that select an instruction group; reserved for an operation whose common case is register-to-register (9.1)
escape opcode	a top-level opcode that selects a group by a sub-opcode: `BESC` (bits, `0x0C`), `MBLK` (block memory, `0x0D`), `AESC` (arithmetic, `0x0E`), `MESC` (unaligned and memory ALU, `0x0F`), `FESC` (floating point, `0x10`), `ATOM` (atomics, `0x11`), `XFER` (indirect transfers, `0x12`), `SOP` (single operand, `0x13`), `SYS` (system, `0x14`), `TAGOP` (tag branch, `0x15`)
`CBCC`	compare-immediate-and-branch on condition, opcode `0x28`, the one fused compare and branch (9.10)
`RORI32`	rotate right by an immediate, 32-bit, sign-extended result, a `BESC` sub-opcode
`SOB`	subtract one and branch, either direction (9.10)
`MCPY, MMOV, MSET, MCMP, MSCN, MSCNN`	the block operations: copy, move (overlap-safe), fill, compare, scan for a byte, scan for the first byte not equal; progress is held in registers so a fault restarts for free (9.11)
`MVAL`	block scan of valid UTF-8, one of the string instructions of the same family (9.9)
`PUSHM, POPM`	push and pop a register set named by a mask; the useful half of the VAX's `CALLS` without the frame (9.11)
`JMPI, CALLI`	jump and call through a memory word; the only deferred forms, used for PLT stubs and imports (9.10, 9.16)
`JTAG, TAGOP`	multiway dispatch on a pointer's low tag bits, and the tag-branch group (9.10)
`LPAD`	marks a legal target of an indirect jump or call; optional in ABI version 1 (appendix A.1)
`CLMUL`	carry-less multiply, the primitive under every CRC and Galois-field operation (9.9)
`XNORPOP, POPCNT`	bit-population instructions used by binary operations and bitsets (8.3)
`SET cc, rd`	set a register to 0 or 1 from a condition (9.7)
`DP`	the direct pointer: in user mode it is the thread pointer, in kernel mode the per-CPU pointer; a descendant of the 6502's zero page (9.3, 9.16)
`PSW`	the processor status word: flags, mode, priority and the guard bit (6.1)
`N Z V C`	the four condition flags: negative, zero, overflow, carry (9.3)
canonical address	a 64-bit address whose bits above 38 equal bit 38; any other value faults, so software cannot hide tags in the high bits (6.4)
`lowtag`	a type tag stored in the low bits of a pointer, free because objects are quad-aligned (instruction-set text, section 6.2; not otherwise used in this manual)
SWAR	SIMD within a register: using one wide scalar register as several narrow lanes through masking and carry-aware arithmetic (instruction-set text, glossary; the manual's bit and byte instructions of 9.9 make it effective)
`FPSR`	the sticky floating-point exception flag register, read and written by `FSFLAGS` (9.12)
ulp	unit in the last place: the spacing between adjacent floating-point numbers, the unit of rounding error
Payne–Hanek	the argument-reduction algorithm that computes x mod π/2 to full precision for large x; what hardware transcendentals cannot do (instruction-set text, section 9.7.1; the manual's account of floating point is 9.12)
Table Maker's Dilemma	that correct rounding of a transcendental may need unboundedly many bits to resolve a near-tie, so no fixed-time circuit can guarantee it (instruction-set text, section 9.7.1)
block floating point	integer mantissas sharing one exponent, used by the LB64 accelerator so fixed-point accumulation is exact (8.3)

C.2 Memory, protection and the kernel

Term	Meaning
`MT`	memory type, a two-bit page attribute: normal cached, normal uncached, device strongly ordered (2.1, 6.4)
`ASID`	address space identifier: tags translation-buffer entries so a context switch flushes nothing (6.4)
`G` **bit**	global: a translation-buffer entry that ignores the `ASID` (6.4)
TLB	translation lookaside buffer: the cache of page-table entries; `TLBI` invalidates one, `TLBIA` all, `TLBSYNC` waits for other cores (7.5)
`DMW`	direct mapping window: a region translated by a fixed offset with no page table; deferred
`MMUCTL`	the register that enables translation and sets the table base (6.3, 6.4)
walker	the hardware that reads page-table entries on a translation-buffer miss (6.8)
`STUA` / `CLUA`	set and clear the user-access guard bit, which lets kernel code touch user memory only inside the copy routines (6.5)
`PROBER` / `PROBEW`	test whether an address is readable or writable in a given mode without faulting (6.7)
W^X	write xor execute: no page is both writable and executable; OpenBSD enforces it (appendix A)
PIE	position-independent executable: loadable at any address; costs nothing here (9.16)
GOT, PLT	global offset table and procedure linkage table: the indirection that lets position-independent code reach imported symbols (9.16)
ABI	application binary interface: calling convention, register use, data layout; version 1 is given in appendix D
trap, exception, interrupt	a deliberate entry (`TRAP #n`), a fault raised by an instruction, and a signal from a device; all enter through the vector table (6.2)
precise fault	a fault after which every earlier instruction has completed and no later one has changed state (6.8)
`SPL`	set the interrupt priority level (6.2)
`WFE`, `SEV`	wait for an event and send an event: the idle and wake-up pair (7.6)
`FENCE`	orders memory accesses; owed to devices and to other cores (2.2, 7.2)
`ATOM`, **monitor**	the atomic operations, built on a reservation monitor as in AXI and ARM, not a locked bus cycle (7.3)
SMP	symmetric multiprocessing: several identical cores sharing memory (chapter 7)
core class	the read-only register of each core that gives its class and capacity, so that software can tell an in-order core from an out-of-order one (7.8.4)
secure core	a core with every timing channel removed (every instruction and cache fetch takes a time independent of its data), private cache lines and no periodic tick (7.8.6)
dedicated core	a core given to one job, graphics, network or audio; proposed (7.8.7)
coherence, snooping MSI	the protocol that keeps each core's cache consistent with the others; snooping means each cache watches the bus; MSI is its three states (modified, shared, invalid) (7.7)
sequential consistency	the memory model in which all cores see all accesses in one order; the pdp64 declares it (7.2)

C.3 The bus, devices and boot

Term	Meaning
Q64	the system bus: the PDP-11 Q-bus lineage widened to 64-bit data and 40-bit addresses (2.1)
Unibus, Q-bus	the PDP-11's buses; Q64 keeps their programming model, with devices in the address space (2.1)
`DATIP` / `DATO`	Unibus and Q-bus transaction types forming a locked read-modify-write (2.5)
space bit	bit 39 of the physical address: set selects device space, clear selects memory (2.1.6)
slot	a device's own 4 KB (or larger) window of device space, found by enumeration (2.6, 5.1)
bus controller	the device that is the bus: it enumerates slots, maps them, and reports arrivals and departures (2.6)
bridge	a device on Q64 that is itself a bus: it presents the devices behind it as slots with the bus controller's registers, so arbitrary buses (PCI Express, USB, SATA) can be connected to Q64 and enumerated to any depth (2.6.7)
MMIO	memory-mapped input/output: device registers reached by ordinary loads and stores (5.1)
DMA	direct memory access: a device moving data to or from memory without the processor (5.4)
ring, descriptor, `OWN`**, doorbell**	the common device protocol: a ring of 32-byte descriptors in memory, each with an ownership bit the host sets and the device clears, and a register written to tell the device to look (5.2)
`ID` / `CONTROL` / `STATUS` / `RING_BASE` / `RING_SIZE` / `DOORBELL` / `IRQ` / `DEVICE`	the eight common registers every device starts with (5.2)

Term	Meaning
`INIT`, `READY`	the control bit that makes a device initialise itself and the status bit that says it has (5.2, 5.3)
virtio	a standard family of virtual devices of the same ring-and-descriptor shape; the emulator's first drivers (5.5, appendix B)
NVMe, SCSI, ATA, SATA	storage interfaces, each a command queue in memory and a doorbell, which is the same device pattern (5.2, 5.5)
HDMI transmitter	the chip that takes a pixel stream and does the link protocol; the pdp64 side is a pixel generator and registers (3.3)
`VIC-64X`, `SID-64X`, `BLT64`	the video, sound and blitter devices of the graphics terminal, which is based on the Commodore 64 (video and sound chips) and the Blit terminal (framebuffer and bit-block transfer) (chapter 3)
Blit	Rob Pike's bit-mapped windowing terminal: an 8 MHz Motorola 68000 machine that received downloaded code, characters and editing messages from its host over a serial line and drew every pixel itself (its description as a precursor of the X11 protocol and of NeWS is stated by no source read *(S)*; the lineage the sources confirm runs from its `mux` to 8½ and `rio`); a framebuffer in the address space and a bit-block-transfer operation, done in software, that moves rectangles of pixels; with the C64, one of the two machines the pdp64's terminal is based on (3.1)
blitter, raster operation	a device that copies and combines rectangles of pixels; the raster operation says how source and destination combine (3.1)
BIOS, boot ROM	the first software that runs: it brings the hardware up, finds the disk label and loads the next stage; open source (4.1)
GPT, disk label	the GUID partition table wrapped around the disk's own label so other systems see the disk is in use (4.3)
LB64, MX64, VEC64	the inference accelerator and its companions: sign-flip-accumulate layers, floating-point multiply-accumulate for attention, and element-wise vector work (8.3)
APL, K	array languages whose primitives work on whole arrays; one primitive maps to one descriptor (8.4)

C.4 Process and sources

Term	Meaning
errata	the numbered decision log of the project (`../errata.md`, appendix F)
fair corpus	the 827 or 841 C files that every back end compiles, used for all size comparisons (1.5)
`pcc`	the portable C compiler the project extends to emit pdp64 code (1.5)
`sim64`, **QEMU**	the instruction-set simulator and the full-system emulator the tests run on (1.5, 10.4; not otherwise described in this manual)
(D), (P), (S)	the tags on a numbered statement: decided, proposed, stub (index)
Impact	the line ending each decision's commentary: effect on the kernel, on the compiler and on the hardware layout (index)

Appendix D — The ABI, version 1

The application binary interface fixes how compiled code, the linker and the operating system agree: the sizes of types, which registers carry arguments and results, who saves what, how the stack looks, and how position-independent code reaches its data. These are decided choices (section 9.16 states what the instruction set makes cheap). The source is `../abi.md`; the compiler, the assembler and the linker follow it, and the version number allows a later change without breaking old binaries; in version 1 `long double` is `double`.

D.1 The conventions

Data model	LP64: `char` 8, `short` 16, `int` 32, `long` 64, `long long` 64, pointers 64. Little-endian. `char` is signed. `long double` is `double`.
Alignment	natural; the stack pointer is a multiple of **8** at all times (data alignment is architectural, ISA 7.4: a quad access to an address not a multiple of 8 aborts; the 2-byte parcel alignment is for instructions only). No 16-byte alignment: no type or register is wider than a quad.
Registers	`R0`–`R5` arguments, `R0` (and `R1`) results, `R0`–`R7` and `R12` caller-saved; `R8`–`R11`, `R15` callee-saved; `R12` linker scratch; `R13` frame pointer (callee-saved, optional); `R14` stack pointer.
Floating point	`binary64` in a general register, `binary32` in the low 32 bits sign-extended (ISA 2.3); passed and returned exactly like integers.
Arguments	in order in `R0`–`R5` (a struct of up to 16 bytes takes one or two consecutive, as many as needed); the rest pushed right to left, each in an 8-byte slot (a larger struct in as many slots as it needs, by value).
Results	`R0`; `R0:R1` for a 128-bit pair or a struct up to 16 bytes; a larger struct through a hidden pointer passed in `R0` (the arguments then start at `R1`), and returned in `R0`.
Calls	`CALL`/`CALLI` push the return address; `RET` pops it. The caller removes stack arguments.
Varargs	the callee stores `R0`–`R5` in a save area directly below the stack arguments; `va_list` is a pointer into the area, then on into the stack arguments. One area suffices because floats use the same registers.
Red zone	none (version 1).
Symbols	no leading underscore.
Landing pads	off in version 1; the assembler provides `.lpad`.
PIC	globals through `d(PC)`; imported symbols through `MOVQ got(PC),Rd`; calls to imports through `CALLI got(PC)`; TLS local-exec `MOVQ off(DP),Rd`.

D.2 Variadic calls

In a call to a function declared with …, every argument goes in an 8-byte slot, in order: slots 0-5 are `r0`–`r5`, later slots are on the stack. A structure of any size is passed by value in consecutive slots and may split between `r5` and the stack. A variadic callee leaves its named parameters in their slots (`fp+16+8k`) and `va_start` is the address after the last named slot; `va_list` is a `char *` and `va_copy` is assignment. The prologue pops the return address, pushes `r5`..`r0` and pushes the return address again, so the register save area is contiguous with the stack arguments.

D.3 What the ABI leaves open

Lazy against eager binding, mandatory landing pads and whether imports are always called without a PLT stub beyond version 1 are open (section 9.16, decisions in appendix B).

Appendix E — The assembly language and the object format

The assembler's source layout is the V7 assembler's, `as`; its lexical rules are C's. This appendix is the syntax of a source file: lines, labels, numbers, strings, operators, directives, registers, the operand modes, the mnemonic conventions and the object format. The grammar itself is `spec/pdp64-asm.hbnf`; the source of this appendix is `../asm-syntax.md`. The mnemonics are in the instruction dictionary.

The grammar is `spec/pdp64-asm.hbnf` (hbnf text rules); `tools/check-asmsyntax.sh` generates the parser and runs `tests/asmsyntax.c` over it, and `tools/check-as64.sh` assembles `tests/asm/*.s` and compares the bytes with hand-worked expectations.

- **Lines.** One statement to a line. `;` starts a comment that runs to the end of the line.
- **Labels.** `name:` defines a label; `1:` defines a numeric label, referenced as `1b` (the nearest one before) or `1f` (the nearest after). `sym = expr` assigns. `.` is the location counter. Names are letters, digits, `_`, `.` and `$` and any non-ASCII code point (`café`, `Ж–ブ`); a name may start with a digit as long as the whole bareword is not a number (`3dfx:` is a label; `3`, `0x3d`, `0b101`, `0o17` are numbers; `1f` and `1b` are local references), and a bareword of digits only is a numeric local label. Names are case-sensitive and never truncated. ELF symbol names are any bytes, so a name with other characters is written in double quotes (`"odd name!"`). A mnemonic or register name cannot be a label, and neither can `r` followed only by digits: `r16` is an error, not a name (`r2d2` is a name).
- **UTF-8.** A source file is UTF-8, and the parser refuses anything that is not (a stray byte, an overlong form, a surrogate, a truncated sequence), in names, strings, characters and comments alike; a NUL byte is refused too. In a string, UTF-8 text is copied as bytes and `\u00e9`, `\U0001F600` are written as UTF-8; `'é'` is the code point 0xE9, as is `'\u00e9'`.
- **Numbers and characters** are C's: decimal by default (`010` is ten), `0x`, `0b` or `0o` when asked for; `'a'`, `'\n'`, `'\x41'`, `'\101'`.
- **Strings** are `"text\n"` with C's escapes (`\n \t \r \a \b \f \v \0 \\ \' \" \xHH \ooo`), in `.byte` and `.ascii`.
- **Operators** are C's: `* / % & << >>` and `+ - | ^`, unary `- ~ !`, and parentheses. `/` is division. `*`, `/`, `%`, `&` and the shifts need constants; `+` and `-` accept one relocatable symbol, and the difference of two symbols of one section is a constant.
- **Directives.** `.text .data .bss .globl .comm .byte .word .long .quad .ascii .even .align .space .lpad .pool.` `.word` is 16 bits, `.long` 32, `.quad` 64 (the ISA's PDP-11 terminology). `.align n` aligns to n bytes (a power of two).
- **Registers.** `r0`..`r15`; `sp` is `r14`, `fp` is `r13`. `pc` and `dp` appear only as a base: `d(pc)`, `d(dp)`.
- **Operand modes** (ISA section 5): `rN`; `#expr`; `@expr`; `expr(rN)` and `(rN)`; `expr(rN)(rX*s)` with `s` 1, 2, 4 or 8; `expr(pc)`; `expr(dp)`; `(rN)+` and `(rN)+d`; `-(rN)` and `(rN)-d`; a bare expression is a PC-relative reference.
- **Mnemonics** are lowercase (`movq`, `add`, `bne`). A multi-register instruction writes its destination last: `add src, rd`, `xnorpop ra, rb, rd`. `cmp` is the exception, `cmp rd, src`, because the encoding computes `rd - src`.
- **Compare and branch.** `cbCC rd, #imm, label` compares `rd` with a 5-bit signed immediate (-16 to 15) and branches on the condition: `cbeq r3, #5, label`. The mnemonics are `cbne cbeq cbpl cbmi cbvc cbvs cbcc cbcs cbge cblt cbgt cble cbhi cblos` and the aliases of the branch group (ISA §4.4.1). With a register as the second operand, `cbCC ra, rb, label` compares two registers (`cbeq r1, r2, label`, ISA §4.4.1), in four bytes or, beyond 4 KB, six. `rori32 rs, #n, rd` rotates the low 32 bits right and sign-extends the result (ISA §4.6). The immediate of `cbCC` may be up to 16 bits (`cbeq r3, #255, label`); the assembler chooses the four-byte, the wide or the long encoding, and refuses a wide immediate whose target is more than 64 KB away (ISA §4.4.1).
- **Literal pool: `=expr`.** An operand written with a leading `=` is syntactic sugar for a pooled constant and has no other meaning: `movq =0x123456789ABC, r1` puts the 64-bit value in the literal pool and loads it with one PC-relative `movq`. It is accepted where a quad memory source is (`movq`, `push`, the ALU group with the register first for `cmp`: `cmp rd, =K`, and the floating-point ALU ops), and refused for sized moves, shifts, stores, `lea` and a relocatable symbol. `=` always pools, even a small value; use `#imm` for a constant that fits the signed 32-bit field. A bare `#K` that does not fit that field is an error ("use =K to load it from the literal pool"): the assembler never pools silently. Entries are 8 bytes, 8-byte aligned, one per distinct value per pool, in order of first use, emitted into `.text` at the end of the section or at the directive `.pool` (flush now; code must jump over a mid-section pool). The `=` marks the sugar on the page, which is why it is allowed.

- **Length.** The assembler chooses the shortest encoding, including the one-parcel forms of page 2 (ISA §4.18); those forms have no mnemonics of their own, so `movq (r3), r1` assembles to the one-parcel form when it fits and to the long form when it does not.
- **Invocation.** `as64 -m pdp64/r20|pdp64/16|pdp64/32 [-o obj] file.s`: `-m` selects the encoding (the default is `pdp64/r20`; `r20`, `16`, `32` and `old` are accepted) and the object records it in its `e_flags`; `ld64 [-M] [-o out] objects...` refuses to link objects of different encodings.
- **`llvm-mc`.** The LLVM back end's assembler (`llvm/`, ISA-checked against `as64` by `llvm/check.sh`) accepts this syntax with these exceptions: no literal pool (`=K` and `.pool`), no names that start with a digit, no non-ASCII names, and `.comm` needs its alignment written (`as64` implies 8). `(pc)` and `(dp)` without a displacement are accepted by `as64` (displacement 0) and by `llvm-mc`.
- **Object format.** ELF64, little-endian, `e_machine` 0xF064 (`EM_PDP64`); relocations `R_PDP64_D64`, `R_PDP64_D32`, `R_PDP64_INSN_ABS`, `R_PDP64_INSN_PC`, `R_PDP64_INSN_BR` (`as64/relocs.h`; LLVM: `ELFRelocs/PDP64.def`).

What it leaves out of V7 `as`: octal numbers by default, `<string>` and the `'\e` escape, `\/ \< \>` and `[ ]` in expressions, `.if`, `.stabs`, symbols cut to eight characters.

Appendix F — The evidence behind the manual

The manual states decisions; these are the documents that hold the evidence, the surveys and the long arguments they were drawn from. Each is a document of the repository, not a chapter of this manual, and each says in its own opening what it is based on and what it did not check. They are listed with what they hold and their status; the *Why it is here* paragraphs of the instruction entries and the *Impact* lines cite them.

F.1 The architecture, in full

Document	What it holds
pdp64-isa.md	the full instruction-set text with every encoding, the rejected features, the idioms lost and restored, the comparison with the PDP-11 and the VAX
pdp64-system-architecture.md	privilege, exceptions, interrupts, memory management and boot as an operating system sees them, with what is undefined stated plainly
pdp64-system-design.md	System v1: the options, how others do it, and how the choices serve the project's goals
pdp64-q64-bus.md	the system bus and its devices
boot.md	boot and bring-up: how the main systems start themselves, whether UEFI is worth having, and the proposal
pdp64-in-order-and-out-of-order.md and pdp64-ooo-readiness.md	what the in-order design point costs and buys, and what the architecture must decide to stay ready for an out-of-order core
pdp64-fpga-plan.md and pdp64-lb64-accelerator.md	the FPGA build plan and the inference accelerator
abi.md and asm-syntax.md	the ABI and the assembly language (appendices D and E are drawn from them)
roadmap.md	the order of work from the present toolchain to an OpenBSD that can be logged into

F.2 The record of decisions

Document	What it holds
errata.md	every decision, numbered, with the reasons
decisions-pending.md	every open decision, with the need, five options, the survey of what other systems do and what the PDP-11 and VAX did (appendix B is drawn from it)
fact-check-2026-10-22.md	the comparison of statements about the outside world with a source where one could be read; the claims it could not check are marked "not confirmed" in the manual

F.3 Measurements and surveys

Document	What it holds
codegen-analysis.md	what compiled C says about the instruction set: instruction use, operand forms, the instructions never emitted
kernel-asm-survey.md	what Linux, FreeBSD, NetBSD and OpenBSD write in assembly, and what pdp64 can learn from it
kernel-pain-points.md	what hurts kernel developers: tight loops, pain points and workarounds in the current kernels, from the source trees and the mailing lists, compared with pdp64
hardware-vulnerabilities.md	the processor, memory and system flaws of the last decade that needed mitigations, and the rules that keep pdp64 from repeating them, including the evidence on constant-time modes
openbsd-mitigations.md	OpenBSD's memory-safety and exploit mitigations, what pdp64 gives for free and what would make the rest soft and easy
sim64.md	the reference emulator
smp-decisions.md	the open symmetric-multiprocessing decisions, proposals awaiting the author's annotations (tag P)

Document	What it holds
crypto-secure-core.md, security-proposals.md, study-proposals.md, retire-stage-candidates.md	the proposals on the secure core, the security mechanisms, the studied instructions and the retire-stage mechanisms, with the author's replies in errata 84 to 86
priority-lists.md	the lists of priorities that errata 83 settled

The data behind the tables is in `docs/codegen-data/`, the generators are in `tools/`, and the sources of the design discussions are `chat01.txt` and the archive of the working session.

Appendix G — The evolution of the design

The design began as a small question and grew by steps. In the author's words of 2026-11-10: "we started off as a pdp16 modernized a tiny bit, then got more and more ambitious", and "the initial idea was, could a pdp16 run effectively today with a blit terminal and off-loaded 8-register nic", with "the blit being a mashup with the c64 for audio". This appendix lists, in point form, how it grew and which influences, inspirations and precedents entered, each with the date and time (UTC) of the message in which it first appeared.

G.1 How it grew

- 2026-08-23 05:50 — the founding question, in his first message about it: an Ethernet card "that held the entire tcp ip udp icmp stack inside itself … so that a pdp11 could plug it in and use it", and whether the PDP-11 could use the Blit terminal (813:0)
- 2026-08-23 05:58 — wider addresses: "was there a 22 bit pdp11?" (813:6); at 06:19: "What if all addresses were expanded to 22 bit? … an update to the pdp11 arch" (813:10)
- 2026-08-23 06:21 — "Is there pdp11 fpga?" (813:12); at 06:46: "Could I have dozens of pdp11 on a postage stamp? How about the blit?" with 24-bit colour and 1024x768 (813:18)
- 2026-08-23 19:54 — "combine 8 pdp11 systems plus one blit system and a smart nic ethernet card all together on one silicon die" (519:2)
- 2026-08-28 19:31 — "if one implemented pdp11 without the peripherals, what is involved?" (792:0)
- 2026-08-29 00:29 — the first design brief: "assume mmu and fp units"; in the same message the C64 graphics and audio, a modern USB keyboard and mouse and an NVMe disk are asked for (531:0)
- 2026-08-29 00:29 — the Blit as the terminal, mashed up with the C64: "could we revamp the blit to be c64 adjacent", since "c64 is superior to blit terminal in many ways" (531:0)
- 2026-08-29 00:49 — the 8502 chosen over the plain C64 as the partner: "they seem much closer to each other"; the same message fixes little-endian and a 200 to 300 MHz FPGA clock (531:4)
- 2026-08-30 09:13 — the 32-bit step skipped: "skip 32 bit version and go straight to 64bit" (533:8)
- 2026-08-30 09:15 — and the widening stated: "basically upgrade pdp-11 straight to 64 bit" (533:10)
- 2026-08-30 09:30 — a constraint on the widening: "only 2 byte memory alignment; don't put 8 byte memory alignment constraints" (533:14)
- 2026-10-20 19:59 — devices become standard hardware on the bus: "we can put standard gpu on the bus too?" (533:36)
- 2026-10-20 22:44 — multiprocessing enters: what the design needs "to allow smp, symmetric mutiprocessing" (533:61)
- 2026-10-22 16:16 — the ambition of a large machine: "ready for the out of order large scale design" (1889:2236)
- 2026-10-22 20:35 — the early rule of no mode bits becomes "a very soft rule" (1889:2500)
- 2026-10-22 20:48 — the priorities written down: "code size, easy recoverability, and speed/efficiency through fewer gates and tighter hot loops" (1889:2506)
- 2026-10-22 23:01 — security as a design goal: "there should be constant time flag … so instructions always take an equal amount of time" (1889:2605)
- 2026-10-23 00:49 — the terminal takes the C64's audio: a Blitter terminal "based on a modernized and updated c64 with sid chip and also modern 48 bit audio and 48 bit pixels" (1889:2704)
- 2026-10-23 00:53 — the VAX idea of a device space in the address map is added to the book (1889:j79495)
- 2026-11-04 00:07 — the bus becomes PCI Express with NVMe and USB, with the security fixes of the pain-points document
- 2026-11-04 00:57 — cores dedicated to devices: "also one core for audio processing, doing midi, dsp, etc." (1882:j541)
- 2026-11-04 08:07 — a new instruction encoding: "an encoding scheme that minimizes code size and fits them all in with 32 reg and with 16 reg" (1882:172)

- 2026-11-04 09:57 — "the pdp64 now has children, the pdp64/32 and pdp64/16" (1882:j2434)
- 2026-11-04 19:21 — the first device: "4 cores is enough hopefully that fits on the fpga" (1882:258)
- 2026-11-08 02:37 — the link between Commodore and DEC found: "I found the evidence, there IS a link between C64 and DEC!" (1882:354). The source, a Commodore history of the industrial designer Ira Velinsky, shows one designer who worked for both companies (section 1.1). The author's own description, 2026-11-10 06:47: "the smoking gun that there was indeed intercourse between dec and commodore" (1882:j7644)
- 2026-11-09 07:02 — virtio across the board for the devices, approved for the bus chapter (592:15)
- 2026-11-10 05:30 — "pdp64/32 is the decided upon pdp64"; r20 and pdp64/16 are tested alternatives, no longer part of it (1882:j4575)

G.2 The influences, inspirations and precedents, in the order they were introduced

- Each line: date and time of the first message that named it · the referent · who named it · its stance when introduced (**chosen**: the choice follows it; **rejected**: turned down; **considered**: compared or cited, not decided) · the part of the design it bears on · the source in parentheses (archive thread and message number, or `j` for a message found only in the session files).
- "Later" gives the first date and time at which its stance changed, where it did.
- Only what the messages say: a referent proposed by the assistant is marked so, and counts as an influence only where its line says it was accepted.
- 2025-07-23 22:43 · MS-DOS console font · named by the author · considered — C64 console (c64x), the earlier SDL console: font "reminiscent of the old Commodore 64 font, or the old MSDOS console font" (2224:0)
- 2026-06-18 00:31 · kitty · named by the author · considered — C64 console font and 9p interface: c64x is much the same "but with peek/poke instead of byte stream" (397:9)
- 2026-06-18 00:31 · xterm-256color subset shim · named by the author · chosen — C64 console font and 9p interface: "we'll have a shim that implements xterm-256color subset" (397:9)
- 2026-06-18 00:48 · 9P · named by the author · chosen — C64 console font and 9p interface: "9p all the way"; also a 9p server for window info [397:9] (397:12)
- 2026-06-18 00:48 · vsock · proposed by the assistant, not taken up · considered — C64 console font and 9p interface: he "didn't understand" the vsock question (397:12)
- 2026-06-18 02:54 · Commodore 64 · named by the author · chosen — C64 console (c64x), the earlier SDL console: "as sweet and usable as the C64" (397:44); later rejected 2026-06-25 05:41
- 2026-06-18 02:54 · newLISP · named by the author · chosen — C64 console (c64x), the earlier SDL console: as driver of the console (397:44)
- 2026-06-25 05:41 · RPi 500 keyboard · named by the author · chosen — C64 in spirit, not the hardware: "adequate" (1058:12)
- 2026-06-25 05:57 · original Lisp · named by the author · chosen — newlisp environment: bare function name at beginning of a line (1058:18)
- 2026-06-25 05:57 · Tcl · named by the author · chosen — newlisp environment: some idioms incorporated (1058:18)
- 2026-06-25 05:57 · Smalltalk · named by the author · chosen — newlisp environment: idioms and code browser, but showing all contexts (1058:18)
- 2026-06-25 05:57 · vim · named by the author · chosen — newlisp environment: "incorporate some of vim" into the environment (1058:18)
- 2026-08-23 05:51 · Blit · named by the author · considered — asked how much memory it needs and whether the PDP-11 could use it (813:0); later chosen 2026-10-23 18:57
- 2026-08-23 06:10 · Plan 9 · named by the author · considered — asked how Plan 9 did demand paging (813:8)
- 2026-08-23 06:28 · VAX ISA and DEC Alpha · named by the author · considered — asked how the VAX instruction set compares with the Alpha and the PDP-11 (813:14)
- 2026-08-23 06:36 · DEUNA and DELUA network cards · named by the author · considered — asked about their history and how much of the sockets API and TCP stack they provided (813:16)
- 2026-08-23 06:54 · SIMH · named by the author · considered — asked what it supports (813:22); later chosen 2026-10-13 17:05

- 2026-08-23 06:55 · Qbus and Unibus against PCI and SCSI · named by the author · considered — asked how they differ from modern buses (813:24)
- 2026-08-23 19:45 · Linux and Plan 9 virtual memory · named by the author · considered — asked which is better for the 32V virtual-memory retrofit (519:0)
- 2026-08-29 00:28 · PDP-11 · named by the author · chosen — Mashup of PDP-11 with C64 / M8502: "use pdp-11 as the base" (788:0); later rejected 2026-08-29 00:49, considered 2026-08-30 08:56
- 2026-08-29 00:29 · SID · named by the author · chosen — FPGA target and clock: fold in the good parts of c64 (531:0); later considered 2026-10-24 23:11
- 2026-08-29 00:29 · USB · named by the author · chosen — Modern I/O hardware (USB, NVMe): modern usb keyboard, mouse and hard drive (531:0)
- 2026-08-29 00:29 · NVMe · named by the author · chosen — Modern I/O hardware (USB, NVMe): "nvme hard drive" (531:0)
- 2026-08-29 00:29 · Raspberry Pi SD-card storage · named by the author · considered — Modern I/O hardware (USB, NVMe): asked how those little SanDisk drives interface with rpi (531:0)
- 2026-08-29 00:40 · QNX/QUNIX · named by the author · considered — Mashup of PDP-11 with C64 / M8502: fold design decisions into V7 for realtime guarantees (531:2)
- 2026-08-29 00:40 · Commodore 128 · named by the author · considered — Blit and C64 as the terminal model: asked what advances it had over the c64 (531:2); later chosen 2026-11-04 00:58
- 2026-08-29 00:40 · V7 Unix · named by the author · chosen — Realtime V7 with QNX ideas: "assume v7 source code as the base" (531:2); later considered 2026-10-22 07:46
- 2026-08-29 00:49 · middle-endian longword order · named by the author · rejected — Endianness: "none of this middle endian stuff, that gets fixed right now" (531:4)
- 2026-08-29 00:49 · 6502 · named by the author · considered — Endianness: 8-bit, so word order did not matter there (531:4)
- 2026-08-29 00:49 · IEEE 754 floating point · named by the author · chosen — Floating-point format: new FP unit compatible with the modern representation (531:4)
- 2026-08-29 00:49 · m8502 · named by the author · chosen — FPGA target and clock: mash it up with the PDP-11 instead of the c64, they seem closer (531:4)
- 2026-08-29 01:38 · 8502/6502 compatibility in FPGA · named by the author · considered — Spec revisions and write-up: all registers readable by holding the rdy pin (531:24)
- 2026-08-29 01:38 · 8502 RDY pin hold · named by the author · chosen — C64 island: 8502 registers readable from outside: freeze the CPU to read and write registers (531:24)
- 2026-08-29 07:52 · HDMI · named by the author · chosen — Video output (HDMI): drive it however we want (531:29)
- 2026-08-29 07:52 · PAL/NTSC · named by the author · considered — Video output (HDMI): 50 fps only for legacy code, backwards compat (531:29)
- 2026-08-30 08:23 · x86 · named by the author · chosen — Backward compatibility: adopt what is needed from it to keep transistor count down (533:2)
- 2026-08-30 08:23 · Strecker VAX-11/780 paper · proposed by the assistant, not taken up · considered — Backward compatibility: DEC considered extending PDP-11; opcode-space exhaustion was the reason (533:2)
- 2026-08-30 08:23 · M8502 and x86 · named by the author · chosen — MMU and FP units included: adopt what is needed from them, low transistor count (533:2)
- 2026-08-30 08:23 · VAX-11 · proposed by the assistant, not taken up · considered — Widening the PDP-11 to 64 bits: widened PDP-11 pleasant to write and target (533:2); later chosen 2026-10-20 22:44
- 2026-08-30 09:08 · x86 ah/al · named by the author · considered — Register width: asked for 64-bit registers addressable as two 32-bit halves, sort of like ah/al (533:6)
- 2026-08-30 09:13 · UTF-8 · named by the author · chosen — Word size: showed how the length-first encoding can be done (533:8)
- 2026-08-30 09:13 · ARM32 LDRD / MIPS32 FP pairs · proposed by the assistant, not taken up · considered — Word size: register-pair cost of 32-bit FP, in the case against a 32-bit version (533:8)

- 2026-08-30 09:30 · AArch64 · proposed by the assistant, not taken up · considered — Spec revisions and write-up: holds both rules at once; cited for partial writes (533:14)
- 2026-08-30 09:50 · Lisp machine · named by the author · chosen — Tagged pointers: tagged pointers; hardware tag checking on dereference not added (533:18)
- 2026-10-12 13:17 · dmr cc · named by the author · chosen — dmr optimizations: goal and scope: make the modern pcc pdp11 backend emit identical code, including optimizer (1889:0); later considered 2026-10-13 18:37
- 2026-10-12 13:42 · modern pcc -xssa · named by the author · chosen — dmr optimizations: goal and scope: run in parallel with dmr optimizations (1889:j968)
- 2026-10-12 13:42 · modern pcc SSA optimizations · named by the author · considered — SSA and pcc optimizations alongside dmr: allowed alongside dmr; dropped meanwhile for getnum bug (1889:j968)
- 2026-10-12 13:46 · dmr optimization pass · named by the author · chosen — SSA and pcc optimizations alongside dmr: other optimizations should run after it (1889:44)
- 2026-10-13 15:50 · VAX and x86 platforms · named by the author · chosen — dmr optimizations on other targets: final step after the pdp-11 backend is complete (1889:j5862)
- 2026-10-13 17:22 · pcc · named by the author · chosen — Upstream PortableCC: keep tree up to date with it; keep upstream's fix (1889:j7146); later considered 2026-10-14 00:43
- 2026-10-13 17:54 · VAX backend · named by the author · chosen — mips backend: prioritised over mips (1889:406)
- 2026-10-13 17:54 · nova second pass in pcc · named by the author · considered — mips backend: if pcc ships it, bring the dmr c2 pass in too (1889:406)
- 2026-10-13 18:10 · V7 disk image · named by the author · chosen — simh testing: used for the simh tests (1889:j7762)
- 2026-10-13 18:36 · 32V assembler · named by the author · chosen — VAX output for the 32V assembler: flag so the vax backend emits what 32v as accepts (1889:j7879)
- 2026-10-13 19:46 · 32V cc · named by the author · chosen — dmr optimizations on other targets: original cc, checked for optimizations beyond dmr package (1889:j8486)
- 2026-10-13 19:57 · dmr and VAX tricks · named by the author · chosen — x86 backend changes: document how they worked and bring them to x86 and other backends (1889:434)
- 2026-10-13 19:57 · VAX pcc as good as dmr on PDP-11 · named by the author · considered — x86 backend changes: remarked it sounds like VAX pcc was about as good (1889:434)
- 2026-10-13 19:57 · VAX pcc / 32V · named by the author · considered — Optimization tricks document and optimization docs: "about as good as dmr was on pdp11" (1889:434)
- 2026-10-13 19:57 · x86, then VAX · named by the author · chosen — Optimization tricks document and optimization docs: "do the x86 ones first, then vax" (1889:434)
- 2026-10-17 09:28 · optim2.c · named by the author · chosen — Optimizer placement (optim2.c): put whatever possible there (1889:601)
- 2026-10-17 10:25 · original Unix code (dmr) · named by the author · considered — Documenting bugs and defects: "note any dmr errors in the docs" (1889:j16765)
- 2026-10-17 10:59 · pdp11/vax/x86 backends only · named by the author · chosen — Optimization tricks document and optimization docs: other backends left alone for now (1889:j17625)
- 2026-10-17 21:39 · V7 and 32V old K&R forms · named by the author · considered — Old forms and long long libc documentation: forms pcc doesn't support; cost of supporting them (1889:j24650)
- 2026-10-17 21:39 · C99 · named by the author · considered — Old forms and long long libc documentation: regressions from C99 if old forms were supported (1889:j24650)
- 2026-10-18 06:30 · V7/32V libc side · named by the author · rejected — Long long support and libc helpers: asked to do longlong helpers on pcc side instead (1889:j29864)
- 2026-10-18 07:33 · PDP-11 and VAX-11 · named by the author · considered — Documenting bugs and defects: asks whether pre-existing bugs are only pdp11 or vax too (1889:1075); later chosen 2026-10-22 06:52
- 2026-10-18 16:03 · clang -Os · named by the author · considered — aarch64 against clang -Os: asked if -xdmr beats clang -Os on aarch64 (1889:1114); later chosen 2026-10-22 07:18
- 2026-10-18 16:36 · Lua and SQLite · named by the author · chosen — Benchmark report and corpus: fetch them as test corpora, use for each arch (1889:1124)

- 2026-10-18 16:57 · clang · named by the author · considered — Benchmark report and corpus: asked which backends pcc and clang share; test all (1889:1135)
- 2026-10-18 18:03 · yacc · named by the author · chosen — as32v in the v7unix-toolchain repo and tool naming: use it for the old-yacc grammar (1889:j41256)
- 2026-10-18 18:06 · v7as / v7cc prefix naming · named by the author · rejected — as32v in the v7unix-toolchain repo and tool naming: change policy to asv7, ccv7, cppv7 suffixes (1889:j41544)
- 2026-10-18 22:43 · 32V pcc · named by the author · considered — Benchmark and size reports: name to use for the 32V cc (1889:j44109)
- 2026-10-18 23:52 · modern C inline semantics · named by the author · considered — Benchmark freeze and fixes against stock: inline is a hint, not a command (1889:j44538)
- 2026-10-19 01:56 · GCC 4.7 or older (plain C) · proposed by the assistant, not taken up · considered — gcc cross-build and gcc comparison: would avoid C++ host build; judged not worth the trouble (1889:1291)
- 2026-10-19 04:13 · upstream git history · named by the author · chosen — Upstream PortableCC: source for the pattern of what ragge accepts (1889:j46712)
- 2026-10-19 04:41 · PR #47 aarch64 backend · named by the author · chosen — aarch64 PR 47 reconciliation: compare ours with it and fold in anything good (1889:1346)
- 2026-10-19 07:16 · Debian multiarch include path · proposed by the assistant, accepted · chosen — aarch64 PR 47 reconciliation: /usr/include/aarch64-linux-gnu (1889:1410)
- 2026-10-19 07:16 · Apple Mach-O variadic convention · proposed by the assistant, accepted · chosen — aarch64 PR 47 reconciliation: fix variadic calls for Mach-O (1889:1410)
- 2026-10-19 07:57 · libgcc __addtf3 family · proposed by the assistant, accepted · chosen — aarch64 binary128 support: stage 3: arithmetic and conversions through library calls (1889:1421)
- 2026-10-19 09:22 · GNU libgcc runtime · proposed by the assistant, not taken up · considered — aarch64 long double default (A64QUAD): option 1; depends on GCC being installed (1889:1431)
- 2026-10-19 09:22 · own runtime tools/a64quad/tf.c · proposed by the assistant, not taken up · considered — aarch64 long double default (A64QUAD): option 2; assistant's recommendation, not chosen (1889:1431)
- 2026-10-19 09:27 · gcc cross-compilers for pdp11 and vax · named by the author · chosen — gcc cross-build and gcc comparison: built and measured as comparison reference (1889:1436)
- 2026-10-19 10:33 · gcc -Os · proposed by the assistant, accepted · considered — Benchmark and size reports: size gap explained as GCC deleting undefined-behaviour code (1889:j53715); later chosen 2026-10-21 08:03
- 2026-10-19 20:58 · gcc · named by the author · chosen — Fair corpus and compiler comparison: files gcc cannot compile excluded from the fair corpus (1889:j55479)
- 2026-10-19 22:05 · sjpcc · named by the author · chosen — Fair corpus and compiler comparison: include in the evaluation on vax and pdp11 (1889:j57024)
- 2026-10-20 19:59 · LoongArch64 / AArch64 · named by the author · considered — R7 as a view of the PC: asked how they handle the PC (533:36)
- 2026-10-20 19:59 · LoongArch64 · named by the author · considered — ISA comparison table: asked how they handle the PC (533:36)
- 2026-10-20 20:28 · GPU · named by the author · considered — GPU and accelerator meaning, helper chips: meant as "a helper/accelerator that uses the same ram, does dma" (533:51)
- 2026-10-20 20:28 · SIMD/AVX · named by the author · considered — GPU and accelerator meaning, helper chips: helps like a GPU's, "the simd/avax stuff" (533:51)
- 2026-10-20 20:28 · Samsung LittleBit-2 · named by the author · considered — GPU and accelerator meaning, helper chips: a GPU optimized purely for its encoding (533:51)
- 2026-10-20 23:14 · ror over rol · named by the author · chosen — Mnemonic and width spelling: assistant made the case; assembler could map rol to ror (533:93)
- 2026-10-21 13:17 · Ockham ("ockam") · named by the author · chosen — Efficiency order for PIE: entity-multiplication rule (533:117)
- 2026-10-21 15:20 · asv7 and ldv7 · named by the author · chosen — pdp64 toolchain elements and build plan: port them to assemble and link pdp64 (1889:1699)

- 2026-10-21 15:21 · ELF · named by the author · chosen — pdp64 toolchain elements and build plan: “actually.... elf linker is ok” (1889:j68834)
- 2026-10-21 15:21 · QEMU · named by the author · chosen — QEMU and LLVM targets: wants a plan for a qemu backend for the pdp64 (1889:j68877)
- 2026-10-21 15:29 · V7 a.out with 64-bit variant · proposed by the assistant, not taken up · considered — pdp64 toolchain elements and build plan: assistant’s alternative to ELF64 output (1889:1706)
- 2026-10-21 15:29 · GNU ld / lld · proposed by the assistant, not taken up · considered — pdp64 toolchain elements and build plan: no back end for this ISA; judged more work (1889:1706)
- 2026-10-21 15:29 · ELF64 output (widen ld.c) · proposed by the assistant, accepted · chosen — Spec revisions and write-up: said “yes to all” to the assistant’s proposal (1889:1706)
- 2026-10-21 15:29 · V7 a.out 64-bit variant · proposed by the assistant, not taken up · considered — Spec revisions and write-up: offered as the smaller change (1889:1706)
- 2026-10-21 15:45 · PDP-11 and x86 signed char · proposed by the assistant, accepted · chosen — pdp64 ABI and long double: signed char matches their tradition (1889:1712)
- 2026-10-21 15:45 · modern ELF symbol names (no underscore) · proposed by the assistant, accepted · chosen — pdp64 ABI and long double: instead of V7 leading underscore (1889:1712)
- 2026-10-21 15:45 · software 128-bit long double · proposed by the assistant, not taken up · considered — pdp64 ABI and long double: alternative to same-as-double (1889:1712)
- 2026-10-21 20:37 · asv7 (V7 as) · named by the author · rejected — Assembler syntax and names: not to copy its warts or anachronisms (1889:1745)
- 2026-10-21 20:38 · V7 octal-default numbers · named by the author · rejected — Assembler syntax and names: numbers default to decimal (1889:j69889)
- 2026-10-21 20:46 · C syntax for numbers and strings · named by the author · chosen — Assembler syntax and names: instead of V7 <...> strings and comment slash (1889:1753)
- 2026-10-21 20:48 · modern ELF symbol names · named by the author · chosen — Assembler syntax and names: names and labels follow it (1889:1757)
- 2026-10-21 22:09 · PowerPC 601 · named by the author · considered — Opcode usage, instruction count and pruning: cited as the measure pdp64 already beats; against cutting to about 70 (1889:1845); later chosen 2026-10-23 00:15
- 2026-10-21 22:13 · C round() / libm · proposed by the assistant, accepted · chosen — FP rounding variants: ties-away-from-zero rounding added as a qualifier (1889:1847)
- 2026-10-21 22:16 · carry-less multiply · named by the author · chosen — CRC instructions: replaces both CRC variants (1889:1851)
- 2026-10-21 22:27 · cmov/csel/fsel · named by the author · considered — Integer abs/min/max and conditional select: wants to know more; abs/min/max as assembler aliases on top (1889:j71358)
- 2026-10-21 22:36 · ARM csel family · proposed by the assistant, not taken up · considered — Integer abs/min/max and conditional select: select variants nearly free once the first exists (1889:1865)
- 2026-10-22 06:21 · manpage-style SEE ALSO section · named by the author · chosen — Links and navigation between docs: wants “a manpage style section at the bottom” listing repos and docs (1889:1969)
- 2026-10-22 07:46 · LLVM · named by the author · considered — Undefined items: asks how hard one would be (1889:2073); later chosen 2026-10-23 00:04
- 2026-10-22 07:46 · Linux port (GCC or LLVM back end) · proposed by the assistant, not taken up · considered — Undefined items: a BSD or V7-style Unix is closer to the toolchain (1889:2073)
- 2026-10-22 08:09 · gcc -Os x86-64 / clang -Os · proposed by the assistant, not taken up · considered — One-parcel forms: pdp64 averages 3.36 bytes per instruction against 3.66 and 3.78 (1889:2102)
- 2026-10-22 15:37 · OpenBSD · named by the author · considered — QEMU and LLVM targets: “how does openbsd bring up a new architecture?” vs going straight to 3bsd (1889:2199); later chosen 2026-10-22 18:52
- 2026-10-22 15:37 · 3BSD · named by the author · considered — QEMU and LLVM targets: premise of his question: going straight to 3bsd (1889:2199); later rejected 2026-10-22 18:52

- 2026-10-22 15:38 · LLVM target sources under llvm/ in pdp64 repo · proposed by the assistant, not taken up · considered — QEMU and LLVM targets: assistant proposal, not a GitHub fork; he answered only about machine (1889:2202)
- 2026-10-22 15:47 · major operating systems and architectures · named by the author · considered — Comparison with other architectures: asked how the options compared against them (1889:2207)
- 2026-10-22 15:47 · gcc cross-compilers on other arches · named by the author · considered — System doc: asks what cross-compile infrastructure exists (1889:2207)
- 2026-10-22 16:00 · out-of-order design · named by the author · considered — System doc: asks what supporting it needs and what refusing it costs (1889:2215)
- 2026-10-22 16:16 · ARM32 SRS/RFE · proposed by the assistant, not taken up · considered — PUSHX and POPX: same idea; assistant said from memory, unchecked (1889:2236)
- 2026-10-22 16:28 · Linux and BSD kernel assembly · named by the author · considered — Kernel assembly survey: survey for instructions like popx/pushx that compilers never emit (1889:2258); later chosen 2026-10-22 16:28
- 2026-10-22 16:28 · clang backends · named by the author · considered — Kernel assembly survey: compile the corpus with each to find instructions to adopt (1889:2258)
- 2026-10-22 16:28 · each clang backend that we have · named by the author · chosen — Comparison with other architectures: compile the fair corpus with each to find instructions to adopt (1889:2258)
- 2026-10-22 16:29 · other backends with -Os · named by the author · considered — pdp64 measurement against clang and gcc: asked how pdp64 compares with them (1889:j75313)
- 2026-10-22 16:37 · VAX svpctx/ldpctx · proposed by the assistant, not taken up · considered — Kernel assembly survey document: hardware context switch sidebar (1889:2277)
- 2026-10-22 18:52 · Unix/32V · named by the author · chosen — First operating system port: fallback "if openbsd proves too hard"; has demand paging (1889:2401)
- 2026-10-22 18:56 · AArch64 ldtr/sttr and m68k moves · proposed by the assistant, not taken up · considered — Decisions document: option B: separate access-as-user load and store forms (1889:2406)
- 2026-10-22 18:56 · x86, ARM and RISC-V kernels (incl. OpenBSD) · proposed by the assistant, not taken up · considered — Decisions document: assistant's reason for recommending option A (1889:2406)
- 2026-10-22 19:03 · unix on PDP-11 and VAX-11 · named by the author · considered — Decisions document: asked to compare decisions with what they used to do, and tradeoffs (1889:2413)
- 2026-10-22 19:22 · VAX/PDP · named by the author · considered — SMP and its decisions document: survey "what all major modern os and cpu do, plus vax/pdp" (1889:2426)
- 2026-10-22 20:07 · TUHS source · named by the author · chosen — Fact-checking: already on the box, no download needed (1889:2456)
- 2026-10-22 20:23 · kernel source code · named by the author · considered — Fact-checking: suggested instead of hard-to-access manuals (1889:2484)
- 2026-10-22 20:35 · PDP-11 SR0 / VAX MAPEN · proposed by the assistant, not taken up · considered — Mode bits and the "no mode bits" rule: translation on/off switch, called the heritage choice by the assistant (1889:2500)
- 2026-10-22 20:56 · Linux and BSD current kernel source · named by the author · chosen — Pain-points research: current version only, not full history (1889:2519)
- 2026-10-22 21:01 · mailing lists · named by the author · chosen — Pain-points research: expected pain points from mailing lists, not only source (1889:2526)
- 2026-10-22 21:11 · lwn.net · named by the author · rejected — Browser use, politeness and site bans: avoided after it triggered spammer code; later ban removed [1889:j82932] (1889:2542); later considered 2026-10-22 21:12
- 2026-10-22 23:01 · Spectre · named by the author · rejected — Constant-time execution: design must not repeat it (1889:2605)
- 2026-10-22 23:01 · Rowhammer · named by the author · rejected — Constant-time execution: written as "hammer-row"; design must not repeat it (1889:2605)
- 2026-10-22 23:01 · timing channel attacks · named by the author · rejected — CPU vulnerability avoidance: wants a constant-time flag so instructions take equal time (1889:2605)

- 2026-10-22 23:01 · OpenBSD mitigations · named by the author · chosen — Memory safety from OpenBSD mitigations: make memory-safety mitigations "soft and easy"; improvements "theo would love" (1889:j78280)
- 2026-10-22 23:05 · Linux security · named by the author · chosen — Pain-points research: same list from its people (1889:2612)
- 2026-10-22 23:08 · UEFI · named by the author · considered — Boot process, BIOS and open firmware: asked to look into it (1889:2614)
- 2026-10-22 23:15 · OpenBSD disk partitioning · named by the author · considered — Boot process, BIOS and open firmware: asked where it originated and how it differs (1889:2620)
- 2026-10-22 23:15 · GPT · named by the author · considered — Boot process, BIOS and open firmware: asked how it plays into boot (1889:2620); later chosen 2026-10-22 23:23
- 2026-10-22 23:23 · majority boot block offset · named by the author · chosen — Disk label and boot block: "follow the majority as far as boot block offset" (1889:j78553)
- 2026-10-23 00:12 · PDP-10, PDP-11 and VAX-11 · named by the author · chosen — Manual: deliverable and chapter order: manual to cover what was so great about programming them (1889:2668)
- 2026-10-23 00:14 · old Sanskrit books (aphorism plus commentary) · named by the author · chosen — Manual purpose, style and notation: style: aphorism followed by commentary (1889:j78927)
- 2026-10-23 00:14 · Mishnah and Gemara · named by the author · chosen — Manual purpose, style and notation: same aphorism-then-commentary structure (1889:j78927)
- 2026-10-23 00:17 · VAX and PDP-11 (minimality) · named by the author · considered — Design philosophy and optimization layers: pdp64 is "even more minimal" in hindsight (1889:j78988)
- 2026-10-23 00:41 · ARM-style memory-mapped device · named by the author · chosen — SIMD and vector work: "mmap device arm style route" for SIMD/AVX2 vector work (1889:j79318)
- 2026-10-23 00:41 · AVX2 · named by the author · considered — SIMD and vector work: the SIMD work the chapter covers (1889:j79318)
- 2026-10-23 00:41 · APL/K · named by the author · chosen — SIMD and vector work: mention as making vector languages easier to support (1889:j79318)
- 2026-10-23 00:49 · HDMI, SATA, USB · named by the author · considered — Standard GPU, NIC and audio interfaces: "standard kit", our interface goes through mmio (1889:2704)
- 2026-10-23 00:53 · VAX I/O space · proposed by the assistant, accepted · considered — Address space (VAX I/O space): memory low, I/O above; to be noted in the book (1889:j79495)
- 2026-10-23 01:06 · SCSI/ATA/SATA/NVMe · named by the author · considered — Physical address bit that selects device space: all follow the same device pattern, not limited to 8-register mmio (1889:2713)
- 2026-10-23 01:47 · mkbook.py · named by the author · rejected — Book toolchain, build image and aports: reimplementing what buildabook does (1889:2744)
- 2026-10-23 08:12 · alpine:edge docker with ada-on-alpine · named by the author · chosen — Book toolchain, build image and aports: build and install all the aports on it (1889:2796)
- 2026-10-23 08:57 · buildabook · named by the author · chosen — Book toolchain, build image and aports: replace mkbook.py and push buildabook (1889:2828)
- 2026-10-23 19:01 · USB enumerated over PCIe · named by the author · chosen — Bus enumeration and attached buses: model for q64 enumerating arbitrary attached buses (1889:2941)
- 2026-10-23 20:06 · Plan 9 draw(3)/devdraw · proposed by the assistant, not taken up · considered — Architecture recommendations and open proposals: compared with ring-based command encoding for BLT64 (1889:2962)
- 2026-11-04 00:07 · PCI Express · named by the author · chosen — Q64 bus: DMA design, document and PCI Express base: pcie for the q64 bus, with pain points solved or mitigated (1882:23)
- 2026-11-04 00:07 · IOMMU mapping of C64/C128 · named by the author · considered — Q64 bus: DMA design, document and PCI Express base: "i think we should, but that is extraneous" (1882:23)
- 2026-11-04 15:28 · Steve Johnson pcc VAX optimizations · named by the author · chosen — Dual-encoding toolchain, mnemonics and integration: fold into the -xdmr flag (1882:j2662)
- 2026-11-04 15:30 · hbnf · named by the author · chosen — Grammar as the single source of truth: source of truth for the tools (1882:j2701)

- 2026-11-04 15:30 · Python pivot · named by the author · rejected — Grammar as the single source of truth: "undo your pivot to python" (1882:j2701)
- 2026-11-05 06:58 · hbnf C, Ada, Rust and Zig backends · proposed by the assistant, not taken up · considered — hbnf layout grammar and templates: chart backend would sit alongside them (1882:304)
- 2026-11-05 06:58 · Python chart generator · proposed by the assistant, not taken up · considered — hbnf layout grammar and templates: interim, behind one layout model (1882:304)
- 2026-11-05 07:01 · Mustache · named by the author · rejected — hbnf layout grammar and templates: "the mustache templates are going away" once rewrite rules exist (1882:307)
- 2026-11-05 07:39 · hbnf %emit{} %action{} with prologue/epilogue · named by the author · considered — hbnf layout grammar and templates: asks if C code in the grammar can do the job until rewrite rules land (1882:329)
- 2026-11-08 05:33 · Velinsky (DEC Rainbow and Commodore designer) · proposed by the assistant, accepted · considered — Velinsky link between C64 and DEC: common designer as link between DEC and Commodore (1882:363)
- 2026-11-08 05:34 · C64 and PDP-11 similarities · named by the author · considered — Velinsky link between C64 and DEC: commonalities found, cited as evidence (1882:365)
- 2026-11-09 06:52 · PCIe/NVMe/USB · named by the author · chosen — Device register model: native 8-register devices to virtio: standardizing on the latest buses (592:13)
- 2026-11-09 06:52 · 12 register + dma · named by the author · considered — Device register model: native 8-register devices to virtio: compared with virtio devices (592:13)
- 2026-11-09 07:02 · virtio · named by the author · chosen — Q64 bus: DMA design, document and PCI Express base: "virtio across the board" (592:15); later considered 2026-11-09 07:14
- 2026-11-09 07:02 · native 8-register devices · named by the author · rejected — Q64 bus: DMA design, document and PCI Express base: "forget the native 8 register devices. gone." (592:15)
- 2026-11-09 07:02 · Loongson 5-level TLB · named by the author · considered — Physical address bit that selects device space: asked what else is affected if pdp64 had it (592:15)
- 2026-11-09 09:10 · RISC-V · named by the author · considered — Prefix-coded encodings, 16-register and 32-register grammars: faulted for no comparison of opcode counts or bit layouts with pdp64 (592:38)