CS/ECE 252 Introduction to Computer Engineering

Fall 2018 Instructor: Adil Ibrahim

Homework 4 (45 points) Due On: October 12, 2018

Primary contact for this homework: Ragini Rathore (ragini@cs.wisc.edu)

For every question below, you need to show the complete working to receive full points. Please utilize the space provided under each question. Upload a PDF version on canvas.

1

(5 pts)

out put

Briefly describe the function of each part of Von Neumann Model.

The von Neumann model consists of five parts: Memory: Where a computer stores information; & buts of info in each memory location moe - data stored MAR-location register Processing Unit: Carries out actual processing of information in the computer, Con consist of many complex unit Input: How information gets into the computer. (eg mouse, scanner)

Output: How results of the processing is displayed outside the computer (eg printer, display) Control Unit: Keeps track of where we are within the process of executing the program and where

Problem 2
Implement the function F using a 4:1 mux. We are in the process of executing each function.

$$F = \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$


$$F = \overline{AC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$F = \overline{AC} + \overline{ABC} + \overline{ABC$$

Problem 3

(12 pts)

Consider the logic circuit in figure below:



1) Express the P1, P2, P3, P4, F in terms of A B, and C

P1 = B. ABC

P3= A. ABC

F= A. ABC . B. ABC . C. ABC

F=AC+BA+BC+CB

P4 = C. ABC 2) Finish the truth table

VAD

XOD			
A	В	С	II.
0	0	0	0
0	0	-	7.
0	1	0	1
0	1	1	1
-	0	0	1
1	0	ı	1
1	1	O	1
١	1	1	0

3) Analyse the function of the circuit

The circuit functions in accordance with a XOR system, that is, it is only active when the inputs differ. Consequently, when the inputs are all the same (i.e. 000, or 111), the circuit is ... *(AEC = 000, 111) in active. Note that this does not necent this is the same (12 pts)

as a three input XOR system.


Consider the following combinational logical circuit. There are 3 binary inputs (A, B, C) and one output (F). When there are odd 1s in the input, the output is 1, otherwise 0.

1) Complete the truth table of the circuit

Α	В	С	F	F
0	0	0	O	
0	0	1	1	- AB
0	-	0	1	→ ĀBC
0	1	1	0	+
1	0	0	1	→ ABC
1	0	1	0	+
1	1	0	0	
1	1	1	1	-> ABC

2) Express F in terms of A B, and C

3) Draw this logical circuit using NAND gates




Problem 5: (12 pts)

Consider a finite state machine (FSM) that recognizes the pattern "1101". The input to the FSM is a sequence of binary bits, one after the other. When the FSM receives 1101 as inputs in successive bits, it should output 1. Otherwise, the output should be 0. For example

Input sequence: 11011011001101 FSM output: 00010010000001

1) Draw the state diagram for this FSM and describe what each state represents.



2) How many bits are required to represent all the states?

3 bits

3) Draw the output truth table for this FSM.

(e.g. if you need 2 bits (Q1, Q0) to represent all the states, then the truth table has 3 columns (Q1, Q0|output))

			AND DESCRIPTION OF THE PERSON NAMED IN
52	51	50	Output
O	0	0	G
0	0	1	0
6	1	0	0
0		1	0
1	0	0	l

4) Draw the next state logic truth table for this FSM.

(e.g. if you need 2 bits (Q1, Q0) to represent all the states, then the truth table has 5 columns (input, Q1, Q0|Q1, Q0))

So! = next state (prime)

colum	ns (input, Q1, Q0)Q	(1, ((0))				
Input	S ₂	S,	5.	Sz	S, '	So!
0	0	0	0	6	0	0
	0	0	0	0	0	1
0	0	0	1	0	0	1
1	0	0	1	0	1	0
0	0	ı	0	0	1	1
. 1	0		6	0	1	0
Ò	0	1	l l	0	0	0
	0	1	1	1	0	0
O		0	5 6	C	0	0
1	1	0	0	0		0