




Question_1:




Qusetion_2:



Question_3:




The output = 1 when A = 0, B = 1, and C = 1



Question_4:

```
Ln#
     module prime_checker(
  1
          input [2:0] A,
 2
          output is_prime
 3
      -);
  5
  6
       assign is_prime =
  7
          (A == 3'b001)
  8
          (A == 3'b011)
 9
          (A == 3'b101)
10
          (A == 5'b111);
11
12
      endmodule
13
```



Qustion_5:

```
1
     module alu_1bit(
 2
         input a, b, Ainvert, Binvert, carryin, operation,
 3
         output result, carryout
 4
 5
       wire w1 = (Ainvert == 1'b0) ? a : ~a;
      wire w2 = (Binvert == 1'b0) ? b : ~b;
      assign result = (operation == 3'b000)? (w1 & w2):
10
      (operation == 3'b001)? (w1 | w2):
11
      w1 + w2 + carryin);
12
      assign carryout = (operation == 3'b010) ? (w1 + w2 + carryin > 1'b1) : 1'b0;
13
14
     endmodule
15
16
```

