



Question_1:

```
D:/eng/courses/Digital IC design/Digital design diploma/Session_1/Assignments/Q1.v (/ques
X
       Ln#
             module question_1(A,B,C,D,E,F,sel,out,outbar);
         1
                      input A , B , C, D, E, F, sel;
         2
                      output out, outbar;
         3
                      wire w1 = A & B & C;
         4
                      wire w2 = D ~ F ;
         5
                      assign out = (sel == 1)? w2: w1;
         6
                      assign outbar = ~out;
         7
         8
              endmodule
         9
```




Question_2:

```
Ln#
     module four_bit_adder(
 1
 24
             [3:0]a,
             [3:0]b,
 3
             [3:0]c
 4
 5
      -);
     = 1/assign c[0] = a[0] + b[0];
 6
       //assign c[1]= a[1] + b[1]+c[0];
      -//assign c[2]= a[2] + b[2]+c[1];
 8
       assign c= a + b;
 9
10
      endmodule
11
```




Question_3:

```
module decoder2(
 1
        input [1:0] A.
 2
         output [3:0] D
 3
     -);
 4
 5
      assign D = (A == 2'b00) ? 4'b0001:
             (A == 2'b01) ? 4'b0010:
 7
             (A == 2'b10) ? 4'b0100 :
 8
                        4'61000;
 9
10
     endmodule
11
12
```



Question_4:

```
module even_parity_generator(
 1
 2
             input [7:0]A,
 3
             output [8:0]output_with_parity
 4
 5
             );
 6
             wire parity;
 8
            assign parity = ^A;
 9
10
             assign output_with_parity = {A,parity};
11
12
13
      endmodule
14
```



Question_5:

```
Ln#
       assign C2 = (A<B) ? 1:0;
 7
       assign C3 = (A==B) ? 1:0;
 8
      endmodule*/
10
11
12
     module comparetor
          input [3:0] A.
13
          input [3:0] B,
14
          output C1, C2, C3
15
      -);
16
17
          assign C1 = (A > B) ? 1:0;
18
          assign C2 = (A < B) ? 1 : 0;
19
          assign C3 = (A == B) ? 1:0;
20
21
      endmodule
```

