SPI INTERFACE Project

Verilog Implementation and Design Flow

MAHMOUD GHAMRY

Contents

1. Introduction	1
2. Design Considerations	2
3. FSM	3
4.CODING	
4.1 RTL DESIGN	4
4.2 TEST BENCH CODE	10
4.2.1 Run Testbench in Questa sim 2021	12
5.USING VIVADO 2018	
5.1 SEQUENTIAL ENCODING	14
5.1.1 Elaborated Design	14
5.1.2 Synthesis Design	14
5.1.3 Implementation Design	15
5.1.4 REPORTS	16
5.2 GRAY ENCODING	17
5.2.1 Elaborated Design	17
5.2.2 Synthesis Design	17
5.2.3 Implementation Design	18
5.2.4 REPORTS	19
6 BITSTREAM	20
7. ADDTION FILES	
7.1 DO FILE	20
7.2 Constraints	20

1. Introduction

The Serial Peripheral Interface (SPI) is a widely used synchronous serial communication protocol that enables the transfer of data between a microcontroller and peripheral devices such as sensors, memory chips, and display modules. Characterized by its simplicity and speed, SPI operates using a master-slave architecture where a master device controls multiple slave devices through four primary signals: MISO (Master In Slave Out), MOSI (Master Out Slave In), SCLK (Serial Clock), and SS_n (Slave Select).

In the realm of digital design, implementing SPI communication using Verilog—a hardware description language (HDL)—allows designers to create flexible and efficient custom interfaces tailored to specific requirements. Verilog, with its powerful constructs for describing and simulating digital systems, enables precise control over the timing and functionality of the SPI protocol.

The essence of SPI communication in Verilog involves the creation of modules that encapsulate the behavior of both master and slave devices. These modules manage the data flow, handle synchronization issues, and ensure that data integrity is maintained throughout the communication process. The implementation encompasses the finite state machines (FSMs) for state transitions, shift registers for serial-to-parallel and parallel-to-serial data conversion, and control logic for signal synchronization.

This document explores the fundamental principles of the SPI protocol and provides a detailed guide to implementing both SPI master and slave modules using Verilog. Through practical examples and code snippets, we illustrate the key concepts and techniques required to achieve reliable SPI communication, making it an invaluable resource for anyone looking to integrate SPI interfaces into their digital designs.

2. Design Considerations




Figure 2-1: SPI PROTOCOL






Figure 2-2: SPI SLAVE

Figure 2-3: SPI RAM



2 - 20

Figure 2-4: SPI WRAPPER



4.1 RTL DESIGN

```
module slave (
         MOSI, MISO, SS_n, clk, rst_n, rx_data, rx_valid, tx_data, tx_valid
     );
         parameter IDLE = 3'b000;
         parameter WRITE = 3'b001;
         parameter CHK CMD = 3'b010;
         parameter READ_ADD = 3'b011 ;
         parameter READ_DATA = 3'b100;
12
          input MOSI,clk,rst_n,SS_n,tx_valid;
          input [7:0]tx_data;
         output reg MISO,rx valid;
         output reg[9:0]rx_data;
         reg [2:0]ns,cs;
         reg [3:0]counter;
         reg confirm_add;
         (*fsm_encoding="gray"*)
         always @(posedge clk or negedge rst_n) begin
              if (~rst_n) begin
                  cs <= IDLE ;
              else begin
              end
```

Figure 4-1: SPI SLAVE

```
always @(*) begin
             case(cs)
             IDLE:begin
                 if (~SS_n) begin
                     ns = CHK\_CMD;
                  end
                 else begin
42
                     ns = IDLE ;
             end
             CHK_CMD:begin
                 if (SS_n) begin
                     ns = IDLE;
                  end
                  else if (~SS_n && ~MOSI) begin
                     ns = WRITE;
                 end
                 else if (~SS_n && MOSI && ~confirm_add) begin
                      ns = READ_ADD;
                  else if (~SS_n && MOSI && confirm_add) begin
                     ns = READ_DATA;
                 end
```

Figure 4-2: SPI SLAVE

```
WRITE:begin
63
                   if (SS_n) begin
64
65
                       ns = IDLE;
66
                   end
                   else begin
67
                       ns = WRITE;
69
                   end
70
              end
71
              READ_ADD:begin
                   if (SS_n) begin
72
73
                       ns = IDLE;
                   end
75
                   else if(confirm add)begin
76
                       ns = READ DATA;
77
                   end
                   else begin
78
79
                       ns = READ_ADD;
                   end
81
              end
              READ_DATA:begin
82
                       if (SS_n) begin
83
84
                           ns = IDLE;
85
                       end
                       else begin
86
87
                           ns = READ_DATA;
                       end
89
                   end
90
91
92
93
94
              default : ns = IDLE ;
95
              endcase
96
          end
97
```

Figure 4-3: SPI SLAVE

```
always @(posedge clk ) begin
               if (~rst_n) begin
                    counter <= 0 ;
                    confirm_add <= 0 ;</pre>
                    rx_data <= 0;
                    rx valid <= 0;
                    MISO <= 0;
               end
               else begin
110
                    case(cs)
111
112
                    IDLE:begin
113
                        counter <= 0 ;
114
                        rx_valid <= 0;
115
                        MISO <= 0;
116
                    end
117
118
                    WRITE:begin
119
                        if( counter < 10 ) begin
120
                             rx_data <= {rx_data[8:0],MOSI};</pre>
                             rx valid <= 0;
121
122
                             counter <= counter + 1 ;</pre>
123
                        end
124
                         if (counter == 10) begin
125
                             rx valid <= 1;
126
127
                    end
128
                    READ ADD:begin
129
                         if( counter < 10 ) begin
130
                             rx_data <= {rx_data[8:0],MOSI};</pre>
131
                             rx valid <= 0;
                             counter <= counter + 1 ;</pre>
133
                        end
                        if (counter == 10) begin
134
135
                             rx valid <= 1 ;
136
                             confirm_add <= 1;</pre>
                    end
```

Figure 4-4: SPI SLAVE

```
139
                   READ DATA:begin
140 ▼
                   if(~tx valid)begin
141 ▼
                        if( counter < 10 ) begin
142
                            rx_data <= {rx_data[8:0],MOSI};</pre>
143
                            rx valid <= 0;
144
                            counter <= counter + 1;</pre>
                        end
                    if (counter == 10) begin
146 ▼
                            rx valid <= 1;
147
148
                            confirm_add <= 0;
                        end
                   end
150
151 ▼
                   else begin
152 ▼
                        if (3 <= counter) begin
                            MISO <= tx data[counter-3];
153
154
                            counter <= counter - 1 ;
155
                        end
156
                   end
157
                   end
158
                   endcase
159
               end
           end
160
161
      endmodule : slave
```

Figure 4-5: SPI SLAVE

```
module ram (
    din,rx_valid,clk,rst_n,dout,tx_valid
);
    parameter MEM_DEPTH = 256 ;
   parameter ADDR_SIZE = 8 ;
    input [9:0]din;
    input clk,rst_n,rx_valid;
   output reg[7:0]dout;
   output reg tx_valid;
   reg [ADDR_SIZE-1:0]mem[MEM_DEPTH-1:0];
    reg [ADDR_SIZE-1:0]temp_rd,temp_wr;
    always @(posedge clk ) begin
        if (~rst_n) begin
            dout <= 0;
            tx_valid <= 0;</pre>
            temp_rd <= 0 ;
            temp wr <= 0;
```

Figure 4-6: SPI RAM

```
26
              else begin
                  if (rx_valid) begin
                       case(din[9:8])
                       2'b00:begin
31
                           temp_wr <= din[7:0];
                           tx_valid <= 0;
                       end
                       2'b01:begin
                           mem[temp_wr] <= din[7:0];
                           tx_valid <= 0;
                       2'b10:begin
                           temp_rd<=din[7:0];
41
                           tx_valid <= 0;
42
                       end
                       2'b11:begin
                           dout <= mem[temp_rd] ;
                           tx_valid <= 1;
                       endcase
51
          end
     endmodule : ram
```

Figure 4-7: SPI RAM

Figure 4-8: SPI WRAPPER

4.2 Test bench

Figure 4-2-1: SPI Test bench

```
initial begin
   rst_n= 0 ; SS_n_tb = 1 ; MOSI_tb=0 ; @(negedge clk) ;
   rst_n= 1 ; SS_n_tb = 0 ; @(negedge clk) ;
   //write in address d8
   SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
   SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk)
   SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk)
   SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
   SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
   SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk)
   SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge_clk)
   SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
   SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
   SS n tb = 0; MOSI tb=0; @(negedge clk);
   SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
   SS_n_tb = 1 ; @(negedge clk) ;
   SS n tb = 0; @(negedge clk);
```

Figure 4-2-2: SPI WRITE ADDERSS

```
// write data 15
              SS n tb = 0 ; MOSI tb=1 ; @(negedge clk) ;
32
              SS n tb = 0; MOSI tb=0; @(negedge clk);
              SS n tb = \emptyset; MOSI tb=1; @(negedge clk);
34
              SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk)
              SS n tb = 0 ; MOSI tb=0 ; @(negedge clk)
              SS n tb = 0; MOSI tb=0; @(negedge clk)
37
              SS n tb = 0 ; MOSI tb=1 ; @(negedge clk)
              SS n tb = 0 ; MOSI tb=0 ; @(negedge clk)
              SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge_clk)
              SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk)
41
              SS n tb = 0 ; MOSI tb=1 ; @(negedge clk) ;
42
              SS n tb = 1; @(negedge clk);
43
              SS n tb = 0 ; MOSI_tb=1 ; @(negedge clk)
```

Figure 4-2-3: SPI WRITE DATA

```
// read from address d8

SS_n_tb = 0; MOSI_tb=1; @(negedge clk);

SS_n_tb = 0; MOSI_tb=1; @(negedge clk);

SS_n_tb = 0; MOSI_tb=0; @(negedge clk);

SS_n_tb = 0; MOSI_tb=1; @(negedge clk);

SS_n_tb = 0; MOSI_tb=1; @(negedge clk);

SS_n_tb = 0; MOSI_tb=1; @(negedge clk);

SS_n_tb = 0; MOSI_tb=0; @(negedge clk);

SS_n_tb = 0; MOSI_tb=1; @(negedge clk);

SS_n_tb = 0; MOSI_tb=1; @(negedge clk);

SS_n_tb = 0; MOSI_tb=0; @(negedge clk);
```

Figure 4-2-4: SPI READ ADDRESS

```
//read data 15
              SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
              SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
              SS n tb = 0 ; MOSI tb=1 ; @(negedge clk) ;
              SS n tb = 0 ; MOSI tb=1 ; @(negedge clk) ;
              SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
              SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk)
64
              SS n tb = \emptyset ; MOSI tb=1 ; \emptyset(negedge clk) ;
              SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
              SS n tb = 0; MOSI tb=0; @(negedge clk);
              SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
              SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
70
              repeat(9)begin
71
             @(negedge clk) ;MOSI_tb=1 ;
72
              end
              SS_n_tb = 1 ; @(negedge clk) ;
```

Figure 4-2-5: SPI SLAVE

4.2.1 Run Testbench in Questa sim 2021




Figure 4-2-1: WIRTE ADDRESS IN Oxd8




Figure 4-2-2: WIRTE DATA 0x15




Figure 4-2-3: READ ADDRESS FROM Oxd8




Figure 4-2-4: READ DATA FROM MEMEORY




Figure 4-2-5: MISO OUTPUT

5.USING VIVADO 2018

5.1 SEQUENTIAL ENCODING

5.1.1 Elaborated Design




Figure 5-1-1: Elaborated Design

5.1.2. Synthesis Design




Figure 5-1-2: Synthesis Design

5.1.3. Implementation Design




Figure 5-1-3-1: Implementation Design




Figure 5-1-3-2: Implementation Design

5.1.4.REPORT

S	etup		Hold			Pulse Width				
	Worst Negative Slack (WNS):	5.355 ns	Wor	st Hold Slack (WHS):	0.098 ns		Worst Pulse Width Slack (WPWS):	4.500 ns		
	Total Negative Slack (TNS):	0.000 ns	Tota	al Hold Slack (THS):	0.000 ns		Total Pulse Width Negative Slack (TPWS):	0.000 ns		
	Number of Failing Endpoints:	0	Nur	nber of Failing Endpoints:	0		Number of Failing Endpoints:	0		
	Total Number of Endpoints:	92	Tota	al Number of Endpoints:	92		Total Number of Endpoints:	40		

Figure 5.1.4.1: TIME


Name	1 Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N wrapper	27	40	15	27	11	0.5	5	1
RAM (ram)	3	17	5	3	0	0.5	0	0
I S1 (slave)	24	23	13	24	9	0	0	0

Figure 5.1.4.2: UTILIZATION

State	l New	Encoding	Previous Encoding
IDLE	I	000	000
CHK_CMD	I	001	010
WRITE	I	010	001
READ_ADD	I	011	011
READ_DATA	1	100	100

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'slave'

Figure 5.1.4.3: SEQUENTIAL ENCODING



5.2 GRAY ENCODING

5.2.1 Elaborated Design




Figure 5-2-1: Elaborated Design

5.2.2 Synthesis Design




Figure 5-2-2: Synthesis Design

5.1.3. Implementation Design




Figure 5-2-3-1: Implementation Design




Figure 5-2-3-2: Implementation Design

5.2.4 REPORT

Setup		Hold		Pulse Width				
Worst Negative Slack (WNS):	5.445 ns	Worst Hold Slack (WHS):	0.042 ns	Worst Pulse Width Slack (WPWS):	4.500 ns			
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns			
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
Total Number of Endpoints:	92	Total Number of Endpoints:	92	Total Number of Endpoints:	40			


Figure 5-2-4-1: TIME

Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
∨ N wrapper	30	40	4	13	30	10	0.5	5	1
RAM (ram)	3	17	0	5	3	0	0.5	0	0
I S1 (slave)	27	23	4	11	27	9	0	0	0

Figure 5.2.4.2: UTILIZATION

State	I	New Encoding	I	Previous Encoding
IDLE	1	000	1	000
CHK_CMD	1	001	1	010
WRITE	1	010	1	001
READ_ADD	1	011	1	011
READ_DATA	I	100	I	100

Figure 5.3.4.3: GRAY ENCODING



19-20 Figure 5.2.5 DEVICE

6 BITSTREAM CHECK

```
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
open_hw
```

Figure 6 CHECK

7.ADDTION FILES

7.1 DO FILE

```
vlib work
vlog ram.v slave.v spi_tb.v wrapper.v
vsim -voptargs=+acc work.spi_tb
add wave *
add wave -position insertpoint sim:/spi_tb/dut/S1/*
add wave -position insertpoint sim:/spi_tb/dut/RAM/*
run -all
#quit -sim
```

Figure 7.1 DO FILE

7.2 Constraints

Figure 7.2 CONSTRAINTS FILE