

SPI INTERFACE Project

Verilog Implementation and Design Flow

MAHMOUD GHAMRY

Contents

1. Introduction	1
2. Design Considerations	2
3. FSM	3
4.CODING	
4.1 RTL DESIGN.....	4
4.2 TEST BENCH CODE	10
4.2.1 Run Testbench in Questa sim 2021	12
5.USING VIVADO 2018	
5.1 SEQUENTIAL ENCODING.....	14
5.1.1 Elaborated Design	14
5.1.2 Synthesis Design	14
5.1.3 Implementation Design	15
5.1.4 REPORTS.....	16
5.2 GRAY ENCODING.....	17
5.2.1 Elaborated Design	17
5.2.2 Synthesis Design	17
5.2.3 Implementation Design	18
5.2.4 REPORTS.....	19
6 BITSTREAM	20
7. ADDTION FILES	
7.1 DO FILE.....	20
7.2 Constraints.....	20

1. Introduction

The Serial Peripheral Interface (SPI) is a widely used synchronous serial communication protocol that enables the transfer of data between a microcontroller and peripheral devices such as sensors, memory chips, and display modules. Characterized by its simplicity and speed, SPI operates using a master-slave architecture where a master device controls multiple slave devices through four primary signals: MISO (Master In Slave Out), MOSI (Master Out Slave In), SCLK (Serial Clock), and SS_n (Slave Select).

In the realm of digital design, implementing SPI communication using Verilog—a hardware description language (HDL)—allows designers to create flexible and efficient custom interfaces tailored to specific requirements. Verilog, with its powerful constructs for describing and simulating digital systems, enables precise control over the timing and functionality of the SPI protocol.

The essence of SPI communication in Verilog involves the creation of modules that encapsulate the behavior of both master and slave devices. These modules manage the data flow, handle synchronization issues, and ensure that data integrity is maintained throughout the communication process. The implementation encompasses the finite state machines (FSMs) for state transitions, shift registers for serial-to-parallel and parallel-to-serial data conversion, and control logic for signal synchronization.

This document explores the fundamental principles of the SPI protocol and provides a detailed guide to implementing both SPI master and slave modules using Verilog. Through practical examples and code snippets, we illustrate the key concepts and techniques required to achieve reliable SPI communication, making it an invaluable resource for anyone looking to integrate SPI interfaces into their digital designs.

2. Design Considerations




Figure 2-1: SPI PROTOCOL




Figure 2-2: SPI SLAVE




Figure 2-3: SPI RAM





Figure 2-4: SPI WRAPPER

3.FSM



4 Coding

4.1 RTL DESIGN

```
1  module slave (  
2  
3      MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid  
4  
5  );  
6      parameter IDLE = 3'b000 ;  
7      parameter WRITE = 3'b001 ;  
8      parameter CHK_CMD = 3'b010 ;  
9      parameter READ_ADD = 3'b011 ;  
10     parameter READ_DATA = 3'b100 ;  
11  
12  
13  
14     input MOSI,clk,rst_n,SS_n,tx_valid;  
15     input [7:0]tx_data;  
16     output reg MISO,rx_valid;  
17     output reg[9:0]rx_data;  
18  
19     reg [2:0]ns,cs;  
20     reg [3:0]counter;  
21     reg confirm_add;  
22  
23     (*fsm_encoding="gray"*)  
24     always @(posedge clk or negedge rst_n) begin  
25         if (~rst_n) begin  
26             cs <= IDLE ;  
27         end  
28         else begin  
29             cs <= ns ;  
30         end  
31     end  
32
```

Figure 4-1: SPI SLAVE

```

33     always @(*) begin
34
35         case(cs)
36
37             IDLE:begin
38                 if (~SS_n) begin
39                     ns = CHK_CMD;
40                 end
41                 else begin
42                     ns = IDLE ;
43                 end
44             end
45
46             CHK_CMD:begin
47                 if (SS_n) begin
48                     ns = IDLE;
49                 end
50                 else if (~SS_n && ~MOSI) begin
51                     ns = WRITE;
52                 end
53                 else if (~SS_n && MOSI && ~confirm_add) begin
54                     ns = READ_ADD;
55
56                 end
57                 else if (~SS_n && MOSI && confirm_add) begin
58                     ns = READ_DATA;
59
60                 end
61             end
62         end

```

Figure 4-2: SPI SLAVE

```

63         WRITE:begin
64             if (SS_n) begin
65                 ns = IDLE;
66             end
67             else begin
68                 ns = WRITE;
69             end
70         end
71         READ_ADD:begin
72             if (SS_n) begin
73                 ns = IDLE;
74             end
75             else if(confirm_add)begin
76                 ns = READ_DATA;
77             end
78             else begin
79                 ns = READ_ADD;
80             end
81         end
82         READ_DATA:begin
83             if (SS_n) begin
84                 ns = IDLE;
85             end
86             else begin
87                 ns = READ_DATA;
88             end
89         end
90
91
92
93
94         default : ns = IDLE ;
95     endcase
96 end
97

```

Figure 4-3: SPI SLAVE


```

98     always @(posedge clk ) begin
99
100         if (~rst_n) begin
101             counter <= 0 ;
102             confirm_add <= 0 ;
103             rx_data <= 0;
104             rx_valid <= 0 ;
105             MISO <= 0 ;
106
107         end
108         else begin
109             case(cs)
110
111                 IDLE:begin
112                     counter <= 0 ;
113                     rx_valid <= 0 ;
114                     MISO <= 0 ;
115                 end
116
117                 WRITE:begin
118                     if( counter < 10 ) begin
119                         rx_data <= {rx_data[8:0],MOSI};
120                         rx_valid <= 0 ;
121                         counter <= counter + 1 ;
122                     end
123                     if (counter == 10) begin
124                         rx_valid <= 1 ;
125                     end
126                 end
127
128                 READ_ADD:begin
129                     if( counter < 10 ) begin
130                         rx_data <= {rx_data[8:0],MOSI};
131                         rx_valid <= 0 ;
132                         counter <= counter + 1 ;
133                     end
134                     if (counter == 10) begin
135                         rx_valid <= 1 ;
136                         confirm_add <= 1 ;
137                     end
138                 end
139             end

```

Figure 4-4: SPI SLAVE

```

139         READ_DATA:begin
140             if(~tx_valid)begin
141                 if( counter < 10 ) begin
142                     rx_data <= {rx_data[8:0],MOSI};
143                     rx_valid <= 0 ;
144                     counter <= counter + 1 ;
145                 end
146                 if (counter == 10) begin
147                     rx_valid <= 1 ;
148                     confirm_add <= 0 ;
149                 end
150             end
151             else begin
152                 if (3 <= counter) begin
153                     MISO <= tx_data[counter-3];
154                     counter <= counter - 1 ;
155                 end
156             end
157         end
158     endcase
159 end
160 end
161 endmodule : slave

```

Figure 4-5: SPI SLAVE

```

1  module ram (
2      din,rx_valid,clk,rst_n,dout,tx_valid
3
4  );
5
6      parameter MEM_DEPTH = 256 ;
7      parameter ADDR_SIZE = 8 ;
8
9      input [9:0]din;
10     input clk,rst_n,rx_valid;
11
12     output reg[7:0]dout;
13     output reg tx_valid;
14
15     reg [ADDR_SIZE-1:0]mem[MEM_DEPTH-1:0];
16     reg [ADDR_SIZE-1:0]temp_rd,temp_wr;
17
18     always @(posedge clk ) begin
19         if (~rst_n) begin
20             dout <= 0 ;
21             tx_valid <= 0 ;
22             temp_rd <= 0 ;
23             temp_wr <= 0 ;
24         end
25     end

```

Figure 4-6: SPI RAM

```

26         else begin
27             if (rx_valid) begin
28                 case(din[9:8])
29
30                     2'b00:begin
31                         temp_wr <= din[7:0];
32                         tx_valid <= 0 ;
33                     end
34
35                     2'b01:begin
36                         mem[temp_wr] <= din[7:0];
37                         tx_valid <= 0;
38                     end
39                     2'b10:begin
40                         temp_rd<=din[7:0];
41                         tx_valid <= 0;
42                     end
43                     2'b11:begin
44
45                         dout <= mem[temp_rd] ;
46                         tx_valid <= 1;
47                     end
48                 endcase
49             end
50         end
51     end
52 endmodule : ram

```

Figure 4-7: SPI RAM

```

1  module wrapper (
2
3      MOSI,MISO,SS_n,clk,rst_n
4
5  );
6
7
8      input MOSI,SS_n,clk,rst_n;
9      output MISO ;
10
11      wire [9:0]rx_data;
12      wire rx_valid,tx_valid;
13      wire [7:0]tx_data;
14
15      slave S1(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
16
17      ram RAM(rx_data,rx_valid,clk,rst_n,tx_data,tx_valid);
18 endmodule : wrapper

```

Figure 4-8: SPI WRAPPER

4.2 Test bench

```
1  module spi_tb ();
2  reg MOSI_tb , clk , SS_n_tb , rst_n ;
3  wire MISO_dut ;
4  wrapper dut (.MOSI(MOSI_tb) , .MISO(MISO_dut) , .SS_n(SS_n_tb) , .clk(clk) , .rst_n(rst_n));
5  initial begin
6      clk=0 ;
7      forever
8          #10 clk =~clk ;
9  end
10
```

Figure 4-2-1: SPI Test bench

```
11      initial begin
12          rst_n= 0 ; SS_n_tb = 1 ; MOSI_tb=0 ; @(negedge clk) ;
13
14          rst_n= 1 ; SS_n_tb = 0 ; @(negedge clk) ;
15          //write in address d8
16          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
17          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
18          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
19          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
20          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
21          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
22          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
23          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
24          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
25          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
26          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
27
28          SS_n_tb = 1 ; @(negedge clk) ;
29          SS_n_tb = 0 ; @(negedge clk) ;
```

Figure 4-2-2: SPI WRITE ADDRESS

```
30          // write data 15
31          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
32          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
33          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
34          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
35          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
36          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
37          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
38          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
39          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
40          SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
41          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
42          SS_n_tb = 1 ; @(negedge clk) ;
43          SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
```

Figure 4-2-3: SPI WRITE DATA

```

44      // read from address d8
45      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
46      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
47      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
48      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
49      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
50      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
51      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
52      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
53      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
54      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
55      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
56      SS_n_tb = 1 ; @(negedge clk) ;
57      SS_n_tb = 0 ; @(negedge clk) ;

```

Figure 4-2-4: SPI READ ADDRESS

```

58      //read data 15
59      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
60      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
61      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
62      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
63      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
64      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
65      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
66      SS_n_tb = 0 ; MOSI_tb=1 ; @(negedge clk) ;
67      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
68      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
69      SS_n_tb = 0 ; MOSI_tb=0 ; @(negedge clk) ;
70      repeat(9)begin
71      @(negedge clk) ;MOSI_tb=1 ;
72      end
73      SS_n_tb = 1 ; @(negedge clk) ;
74

```

Figure 4-2-5: SPI SLAVE

4.2.1 Run Testbench in Questa sim 2021




Figure 4-2-1: WIRTE ADDRESS IN 0xd8




Figure 4-2-2: WIRTE DATA 0x15




Figure 4-2-3: READ ADDRESS FROM 0xd8




Figure 4-2-4: READ DATA FROM MEMEORY




Figure 4-2-5: MISO OUTPUT

13-20

5.USING VIVADO 2018

5.1 SEQUENTIAL ENCODING

5.1.1 Elaborated Design




Figure 5-1-1: Elaborated Design

5.1.2. Synthesis Design




Figure 5-1-2: Synthesis Design

14-20

5.1.3. Implementation Design




Figure 5-1-3-1: Implementation Design




Figure 5-1-3-2: Implementation Design

15-20

5.1.4.REPORT

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.355 ns	Worst Hold Slack (WHS): 0.098 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 92	Total Number of Endpoints: 92	Total Number of Endpoints: 40

Figure 5.1.4.1: TIME


Name	Slice LUTs (20800)	Slice Registers (41600)	Slice (8150)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ N wrapper	27	40	15	27	11	0.5	5	1
RAM (ram)	3	17	5	3	0	0.5	0	0
S1 (slave)	24	23	13	24	9	0	0	0

Figure 5.1.4.2: UTILIZATION

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	010
WRITE	010	001
READ_ADD	011	011
READ_DATA	100	100

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'slave'

Figure 5.1.4.3: SEQUENTIAL ENCODING



5.2 GRAY ENCODING

5.2.1 Elaborated Design




Figure 5-2-1: Elaborated Design

5.2.2 Synthesis Design




Figure 5-2-2: Synthesis Design

17-20

5.1.3. Implementation Design




Figure 5-2-3-1: Implementation Design




Figure 5-2-3-2: Implementation Design

5.2.4 REPORT

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.445 ns	Worst Hold Slack (WHS): 0.042 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 92	Total Number of Endpoints: 92	Total Number of Endpoints: 40


Figure 5-2-4-1: TIME

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ N wrapper	30	40	4	13	30	10	0.5	5	1
RAM (ram)	3	17	0	5	3	0	0.5	0	0
S1 (slave)	27	23	4	11	27	9	0	0	0

Figure 5.2.4.2: UTILIZATION

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	001	010
WRITE	010	001
READ_ADD	011	011
READ_DATA	100	100

Figure 5.3.4.3: GRAY ENCODING



6 BITSTREAM CHECK

```
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
open_hw
|
```

Figure 6 CHECK

7.ADDTION FILES

7.1 DO FILE

```
\lib work
vlog ram.v slave.v spi_tb.v wrapper.v
vsim -voptargs=+acc work.spi_tb
add wave *
add wave -position insertpoint sim:/spi_tb/dut/S1/*
add wave -position insertpoint sim:/spi_tb/dut/RAM/*
run -all
#quit -sim
```

Figure 7.1 DO FILE

7.2 Constraints

```
## Clock signal
set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]

## Switches
set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {rst_n}]
set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
set_property -dict { PACKAGE_PIN W16    IOSTANDARD LVCMOS33 } [get_ports {MOSI}]

## LEDs
set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {MISO}]
```

Figure 7.2 CONSTRAINTS FILE

