Functional Verification of a SPI Interface Using UVM and SVA: Integration of Passive RAM and Slave Agents Using SystemVerilog

Submitted by: Mahmoud Ghamry



Table of Contents

Table of Figures	5
Introduction	6
Design Methodology	7
Verification Plan	8
RAM Verification Plan	8
Slave Verification Plan	8
Wrapper Verification Plan	9
Topology	10
Results	
RAM Results	
Waveform	13
Functional Coverage	14
Assertion	14
Cover Directives	15
UVM Report	15
Slave Results	16
Waveform	16
Functional Coverage	17
Assertion	17
Code Directives	18
UVM Report	18
Wrapper Results	19
Waveform	19
Functional Coverage	20
UVM Report	20
Appendix	21
RAM Files	21
Top_module_ram	21
config_ram	21
Test_ram	22
Env_ram	23
Interface_ram	23
Agent_Ram	24
Sequence_ram	25
Sequence_rst_ram	26
Sequence_ram_item	26
Driver_ram	27

	Sequencer_ram	27
	Monitor_ram	28
	Coverage_ram	29
	Scoreboard_ram	30
	Sva_ram	31
	Golden_model_ram	31
	RAM	33
S	ave Files	34
	Top_module_slave	34
	test_slave	34
	env_slave	35
	agent_slave	36
	sequence_slave	36
	sequence_rst_slave	37
	sequence_slave_item	37
	Sequencer_slave	38
	sva_slave	38
	scoreboard_slave	38
	monitor_slave	39
	interface_slave	40
	config_slave	40
	coverage_slave	40
	driver_slave	41
	golden_model_slave	42
	slave	44
W	/rapper_files	46
	Top_module_wrapper	46
	test_wrapper	46
	env_wrapper	47
	agent_wrapper	48
	config_ram	49
	config_slave	49
	config_wrapper	49
	interface_wrapper	49
	coverage_wrapper	50
	driver_wrapper	51
	golden_model_wrapper	51
	monitor wrapper	54

scoreboard_wrapper	54
sequence_rst_wrapper	55
sequence_wrapper_item	55
sequence_wrapper	56
sequencer_wrapper	56
agent_slave_change_only	56
agent_ram_change_only	56
wrapper	57
lo_file	57
Src_list	57

Table of Figures

Figure 1. SPI interface design.	7
Figure 2. SPI interface frame	7
Figure 3. RAM environment.	10
Figure 4. Slave environment.	11
Figure 5. Wrapper environment.	12
Figure 6. Reset waveform RAM	13
Figure 7. Read and write waveform RAM	14
Figure 8. total view waveform RAM.	14
Figure 9. Functional coverage RAM.	14
Figure 10. SVA for RAM	14
Figure 11. cover directives for RAM.	15
Figure 12. UVM report for RAM	15
Figure 13. Reset waveform slave.	16
Figure 14. Read and write waveform slave.	17
Figure 15. total view waveform for slave.	17
Figure 16. Functional Coverage for slave.	17
Figure 17. SVA for slave.	17
Figure 18. Code directives for slave.	18
Figure 19. UVM report for slave.	18
Figure 20. waveform for wrapper	19
Figure 21. Functional Coverage for wrapper.	20
Figure 22. UVM report for wrapper	20

Introduction

The Serial Peripheral Interface (SPI) is a widely used synchronous serial communication protocol, commonly employed in embedded systems for efficient, high-speed data exchange over short distances. As digital designs grow in complexity, ensuring reliable communication and protocol compliance becomes essential in modern hardware development.

This project focuses on the **functional verification** of an SPI interface using **Universal Verification Methodology (UVM)** and **SystemVerilog Assertions (SVA)** to validate the correctness, behavior, and protocol conformance of the design under test (DUT). The approach emphasizes modularity, reusability, and thorough coverage.

The verification process began by developing **independent UVM environments** for both the **RAM** and the **SPI slave** modules. Each environment was verified separately to ensure individual functionality and stability. After this, both components were **integrated into a top-level wrapper module**, forming a complete SPI system. This step-by-step approach enabled easier debugging, scalability, and modular validation.

To strengthen validation, **functional coverage models** were created for each module RAM, slave, and wrapper enabling measurable coverage metrics to evaluate the completeness of verification. Furthermore, **golden reference models** were built for all three components. These models served as behavioral baselines for the scoreboard, ensuring data integrity and correctness during simulation by comparing expected vs. actual outputs.


The testbench architecture employs **passive agents** for RAM and the slave, ensuring accurate signal observation without interfering with the DUT. **UVM** provides a structured and reusable verification framework, while **SVA** checks key protocol properties with temporal assertions.

Overall, this project aims to provide a comprehensive and reusable verification solution that not only detects functional bugs but also ensures high confidence through assertions, coverage collection, and comparison against golden models.

I am going to verify the design that we made before to visit it please follow this <u>link</u>.

Design Methodology

Signal Name	Direction	Width	Description	
clk	Input	1 bit	System clock signal is used to synchronize the SPI and RAM operations.	
rst_n	Input	1 bit	Active-low reset signals are used to initialize the system.	
SS_n	Input	1 bit	SPI chips select signal (active low) that enables communication with the SPI slave.	
MOSI	Input	1 bit	Master Out Slave In: Serial data input from the SPI master.	
MISO	Output	1 bit	Master In Slave Out: Serial data output to the SPI master.	
rx_data	Output (Slave → RAM)	10 bits	Parallel data received from SPI and sent to the RAM.	
rx_valid	Output (Slave → RAM)	1 bit	It indicates that the rx_data is valid and ready to be written to RAM.	
tx_data	Input (RAM → Slave)	8 bits	Parallel data read from RAM to be transmitted via SPI.	
tx_valid	Input (RAM → Slave)	1 bit	It indicates that the tx_data is valid and ready for SPI transmission.	
din	Input to RAM	10 bits	Data input to the RAM from the SPI slave (mapped from rx_data).	
dout	Output from RAM	8 bits	Data output from the RAM to the SPI slave (mapped to tx_data).	






Figure 2. SPI interface frame

Verification Plan

RAM Verification Plan

Stimulus	Description	Stimulus Generation	Functional Coverage	Functionality Check	Assertion
RAM_1	When the reset is asserted, the output value & tx_vaild equal zero	Directed at the start of the simulation then randomized with constraint using sequence reset that drives the reset to off most the simulation time	Cover it with coverpoint_3	A checker in the scoreboard to make sure the output is correct	Reset_Assertion
RAM_2	When the rx_vaild is high and din[9:8] is zero so it is tx_vaild is low	It's randomized with constraint using sequence that drives using driver	Cover it with Coverpoint_0 &coverpoint_1	A checker in the scoreboard to make sure the output is correct	Tx_vaildd
RAM_3	When the rx_vaild is high and din[9:8] is 1 so it is tx_vaild is low	It's randomized with constraint using sequence that drives using driver	Cover it with Coverpoint_0 &coverpoint_1 &coverpoint_2	A checker in the scoreboard to make sure the output is correct	Tx_vaildd
RAM_4	When the rx_vaild is high and din[9:8] is 2 so it is tx_vaild is low	It's randomized with constraint using sequence that drives using driver	Cover it with Coverpoint_0 &coverpoint_1 &coverpoint_2	A checker in the scoreboard to make sure the output is correct	Tx_vaildd
RAM_5	When the rx_vaild is high and din[9:8] is 3 so it is tx_vaild is high	It's randomized with constraint using sequence that drives using driver	Cover it with Coverpoint_0 &coverpoint_1 &coverpoint_2	A checker in the scoreboard to make sure the output is correct	Tx_vaild_pp

Slave Verification Plan

Stimulus	Description	Stimulus Generation	Functional Coverage	Functionality Check	Assertion
Slave_1	When the reset is asserted, the output rx_data & rx_vaild & MISO equal zero	Directed at the start of the simulation then randomized with constraint using sequence reset that drives the reset to off most the simulation time	Cover it with Covering_rst_n	A checker in the scoreboard to make sure the output is correct	Cover_rst_n_ Assertion
Slave_2	FSM is control it	It's randomized with constraint using sequence that drives using driver	Cover it with Covering_rx_vaild &covering_miso &covering_rx_data	A checker in the scoreboard to make sure the output is correct	-

Wrapper Verification Plan

Stimulus	Description	Stimulus Generation	Functional Coverage	Functionality Check
Wrapper_1	When the reset is asserted, the output rx_data & rx_vaild & output value & tx_vaild &MISO equal zero	Directed at the start of the simulation then randomized with constraint using sequence reset that drives the reset to off most the simulation time	Cover it with coverpoint_2	A checker in the scoreboard to make sure the output is correct
Wrapper_2	FSM control slave through ram	It's randomized with constraint using sequence that drives using driver	Cover it with coverpoint_0 Coverpoint_1 Coverpoint_3	A checker in the scoreboard to make sure the output is correct

Topology

- 1) Firstly, I verify ram with this step
 - a) I built a total project for ram with and top module that content the environment of ram that appear in figure 3 shown below.




Figure 3. RAM environment

- 2) Secondly, I verify ram with this step
 - a) I built a total project for slave with and top module that content the environment of slave that appear in figure 4 shown below.




Figure 4. Slave environment

3) Finaly, I put the ram environment as a passive agent what make a driver and sequencer does not work, in this case I just make the ram env to monitor only, the same for slave environment it shown in figure 5 shown below.




Figure 5. Wrapper environment

Results

RAM Results

Waveform

Reset waveform





Figure 6. Reset waveform RAM

Read and Write waveform






Figure 7. Read and write waveform RAM

Total view waveform



Figure 8. total view waveform RAM

Functional Coverage




Figure 9. Functional coverage RAM

Assertion



Figure 10. SVA for RAM

Cover Directives



Figure 11. cover directives for RAM

UVM Report

```
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
  ******
                    IMPORTANT RELEASE NOTES
  You are using a version of the UVM library that has been compiled
  with 'UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.
  You are using a version of the UVM library that has been compiled
  with 'UVM OBJECT MUST HAVE CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.
      (Specify +UVM NO RELNOTES to turn off this notice)
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa_UVM] QUESTA_UVM-1.2.3
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa_uvM] questa_uvm::init(all)
UVM_INFO @ 0: reporter [RNTST] Running test test_ram...
* Ouesta UVM Transaction Recording Turned ON.
* recording_detail has been set.
  To turn off, set 'recording_detail' to off:
* uvm_config_db#(int) ::set(null, "", "recording_detail", 0);
* uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0);
UVM_INFO test_ram.sv(42) @ 10: uvm_test_top [run_phase] Reset sequence started
UVM_INFO test_ram.sv(44) @ 10010: uvm_test_top [run_phase] Test is done
UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 10010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO scoreboard_ram.sv(107) @ 10010: uvm_test_top.env.sb_ram [SCOREBOARD] Test Results: Correct=1001 Errors=0
--- UVM Report Summary ---
** Report counts by severity
UVM INFO :
UVM_WARNING :
UVM ERROR :
UVM_FATAL :
** Report counts by id
[Questa UVM]
[RNTST]
 [SCOREBOARD]
[TEST_DONE]
[run_phase]
                    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
 ** Note: $finish
   Time: 10010 ns Iteration: 61 Instance: /top_module_ram
```

Figure 12. UVM report for RAM

Slave Results

Waveform

Reset waveform






Figure 13. Reset waveform slave

Read and write waveform








Figure 14. Read and write waveform slave

Total view waveform




Figure 15. total view waveform for slave

Functional Coverage




Figure 16. Functional Coverage for slave

Assertion



Figure 17. SVA for slave

Code Directives




Figure 18. Code directives for slave

UVM Report

Figure 19. UVM report for slave

Wrapper Results

Waveform




Figure 20. waveform for wrapper

Functional Coverage



Figure 21. Functional Coverage for wrapper

UVM Report

```
INCOMENSATION RELEASE NOTES

You are using a version of the UM library that has been compiled with: TVM_DETERMINED INTERPRETATION of the UNIT LIBRARY (ASSESSMENT) (ASSESSMENT
```

Figure 22. UVM report for wrapper

Appendix

RAM Files

Top module ram

```
`include "uvm_macros.svh"
import uvm_pkg::*;
import test_ram::*;
module top_module_ram();
   bit clk;
    initial begin
        forever begin
            #5 clk = ~clk;
   end
    interface_ram if_ram(clk);
   ram DUT(if_ram.din, if_ram.rx_valid, if_ram.clk, if_ram.rst_n, if_ram.dout, if_ram.tx_valid);
   golden_ram golden_ram(if_ram.din, if_ram.rx_valid, if_ram.clk, if_ram.rst_n, if_ram.dout_ref, if_ram.tx_valid_ref);
   bind ram sva_ram_inst(.clk(if_ram.clk), .rst_n(if_ram.rst_n), .rx_valid(if_ram.rx_valid), .tx_valid(if_ram.tx_valid)
   initial begin
       uvm config db#(virtual interface ram)::set(null, "uvm test top", "vif", if ram);
        run_test("test_ram");
   end
endmodule
```

config ram

Test ram

```
package test ram;
 include "uvm macros.svh"
import uvm pkg::*;
import env ram::*;
import config ram::*;
import sequence ram::*;
import sequence rst::*;
You, 4 days ago | You, 4 days ago | 1 author (You) | 1 author (You)
class test_ram extends uvm_test;
    `uvm_component_utils(test_ram)
    env ram env;
    config ram cfg;
    sequence ram seq;
    sequence rst seq rst;
    function new(string name = "test_ram", uvm_component parent = null);
        super.new(name, parent);
    endfunction
    function void build phase(uvm phase phase);
        super.build phase(phase);
    env = env ram::type id::create("env", this);
    cfg = config ram::type id::create("cfg");
    seq = sequence_ram::type_id::create("seq");
    seq_rst = sequence_rst::type_id::create("seq_rst");
    if(!uvm_config_db#(virtual interface_ram)::get(this, "", "vif", cfg.if_ram))begin
        `uvm_fatal("build_phase", "Config object not get in test class");
    end
    uvm_config_db#(config_ram)::set(this, "*", "GFG", cfg);
    endfunction
    task run phase(uvm phase phase);
       super.run phase(phase);
       phase.raise objection(this);
        seq_rst.start(env.agt_ram.seq_ram);
       `uvm_info("run_phase", "Reset sequence started", UVM_MEDIUM)
        seq.start(env.agt_ram.seq_ram);
       `uvm_info("run_phase", "Test is done", UVM_MEDIUM)
       phase.drop_objection(this);
endclass
endpackage
```

Env ram

```
package env ram;
import uvm_pkg::*;
`include "uvm macros.svh"
import agent ram::*;
import scoreboard ram::*;
import coverage ram::*;
You, 5 days ago | You, 5 days ago | 1 author (You) | 1 author (You)
class env ram extends uvm env;
    `uvm component utils(env ram)
    agent_ram agt_ram;
    scoreboard ram sb ram;
    coverage_ram cov_ram;
    function new(string name = "env ram", uvm component parent = null);
        super.new(name, parent);
    endfunction
    function void build phase(uvm phase phase);
        super.build_phase(phase);
        agt_ram = agent_ram::type_id::create("agt ram", this);
        sb ram = scoreboard ram::type id::create("sb ram", this);
        cov ram = coverage ram::type id::create("cov ram", this);
    endfunction
    function void connect phase(uvm phase phase);
        super.connect_phase(phase);
        // Connect the agent's analysis port to the scoreboard
        agt ram.agent ap.connect(sb ram.sb export);
        agt ram.agent ap.connect(cov ram.cov export);
    endfunction
endclass
endpackage
```

Interface ram

```
interface interface ram(clk); You, 3 months ago * Building a RAM Environment Structure ...

input clk;
logic [9:0]din;
logic rx_valid,rst_n;
logic tx_valid,tx_valid_ref;
logic[7:0]dout, dout_ref;
endinterface
```

```
package agent ram;
`include "uvm macros.svh"
import uvm pkg::*;
import driver ram::*;
import sequencer_ram::*;
import config ram::*;
import monitor ram::*;
import sequnce ram item::*;
You, 5 days ago | You, 5 days ago | 1 author (You) | 1 author (You)
class agent ram extends uvm agent;
 uvm component_utils(agent_ram)
    driver ram drv ram;
    sequencer ram seq ram;
    config ram cfg;
    monitor ram mon ram;
    uvm analysis port #(sequnce ram item) agent ap;
    function new(string name = "agent ram", uvm component parent = null);
        super.new(name, parent);
    endfunction //new()
    function void build phase(uvm phase phase);
        super.build phase(phase);
         if(!uvm_config_db#(config_ram)::get(this, "", "GFG", cfg))begin
             `uvm_fatal("build_phase", "Config object not get in agent class")
        end
        seq ram = sequencer ram::type id::create("seq ram", this);
        drv_ram = driver_ram::type_id::create("drv_ram", this);
        mon ram = monitor ram::type id::create("mon ram", this);
        agent_ap = new("agent_ap", this);
    endfunction //build phase()
    function void build phase(uvm phase phase);
        super.build phase(phase);
         if(!uvm_config_db#(config_ram)::get(this, "", "GFG", cfg))begin
             `uvm fatal("build phase", "Config object not get in agent class")
        end
        seq ram = sequencer ram::type id::create("seq ram", this);
        drv ram = driver ram::type id::create("drv ram", this);
        mon ram = monitor ram::type id::create("mon ram", this);
        agent_ap = new("agent_ap", this);
    endfunction //build phase()
```

```
function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    drv_ram.if_ram = cfg.if_ram;
    mon_ram.if_ram = cfg.if_ram;
    mon_ram.mon_ap.connect(agent_ap);
    drv_ram.seq_item_port.connect(seq_ram.seq_item_export);
    endfunction

endclass //agent_ram extends uvm_agent

endpackage
```

Sequence ram

```
package sequence ram;
include "uvm_macros.svh"
import uvm_pkg::*;
import sequnce ram item::*;
You, 3 months ago | You, 3 months ago | 1 author (You) | 1 author (You)
class sequence_ram extends uvm_sequence#(sequnce_ram_item);
    `uvm object utils(sequence ram)
    sequnce_ram_item item;
    function new(string name = "sequence_ram");
        super.new(name);
    endfunction
    task body;
        repeat(1000) begin
               item = sequnce ram item::type id::create("item");
            start item(item);
                 assert(item.randomize());
            finish_item(item);
        end
endclass
endpackage
```

Sequence rst ram

```
package sequence rst;
include "uvm macros.svh"
import uvm pkg::*;
import sequnce ram item::*;
You, 1 second ago | You, 1 second ago | 1 author (You) | 1 author (You)
class sequence rst extends uvm sequence#(sequnce ram item);
    `uvm object utils(sequence rst)
    sequnce ram item item;
    function new(string name = "sequence rst");
        super.new(name);
    endfunction
    task body;
              item = sequnce_ram_item::type_id::create("item");
            start item(item);
                 item.rst_n = 0; // Set reset to low
            finish item(item);
endclass
endpackage
```

Sequence ram item

```
package sequnce ram item;
import uvm_pkg::*;
include "uvm macros.svh"
You, yesterday | You, yesterday | 1 author (You) | 1 author (You)
class sequnce ram item extends uvm sequence item;
    `uvm object utils(sequnce ram item)
    rand bit [9:0] datain;
    rand bit rx valid, rst n;
    logic [9:0] dout;
    logic tx valid;
    bit tx valid ref;
    logic [9:0] dout_ref;
You, yesterday • add golden model for ram ...
    function new(string name = "sequnce_ram_item");
        super.new(name);
    endfunction
    constraint c1{
        rst n dist{0:=1,1:=99};
        rx valid dist{0:=1,1:=99};
   endclass
endpackage
```

Driver ram

```
package driver ram;
include "uvm macros.svh"
import uvm pkg::*;
import config ram::*;
import sequnce ram item::*;
You, 3 months ago | You, 3 months ago | 1 author (You) | 1 author (You)
class driver ram extends uvm driver#(sequnce ram item);
    `uvm component utils(driver ram)
    virtual interface ram if ram;
    sequnce ram item item;
    function new(string name = "driver_ram", uvm_component parent = null);
        super.new(name, parent);
    endfunction
task run phase(uvm phase phase);
    super.run_phase(phase);
    forever begin
        item=sequnce ram item::type id::create("item");
        seq item port.get next item(item);
        // Generate valid transactions here
        if ram.rst n = item.rst n;
        if ram.rx valid = item.rx valid;
        if ram.din = item.datain;
         @(negedge if ram.clk);
        seq item port.item done();
    end
endtask
endclass
endpackage
```

Sequencer ram

Monitor ram

```
package monitor ram;
include "uvm macros.svh"
import uvm pkg::*;
import sequnce_ram_item::*;
You, yesterday | You, yesterday | 1 author (You) | 1 author (You)
class monitor ram extends uvm monitor;
    `uvm component utils(monitor ram)
    sequnce ram item item;
    virtual interface ram if ram;
    uvm analysis port #(sequnce ram item) mon ap;
    function new(string name = "monitor ram", uvm component parent = null);
        super.new(name, parent);
    endfunction
    function void build phase(uvm phase phase);
        super.build phase(phase);
        // Create the analysis port
        mon ap = new("mon ap", this);
    endfunction
    task run_phase(uvm_phase phase);
        super.run phase(phase);
        forever begin
            item = sequnce ram item::type id::create("item");
           @(negedge if_ram.clk);
                item.datain = if ram.din;
                item.rx valid = if ram.rx valid;
                item.rst n = if ram.rst n;
                item.dout = if ram.dout;
                item.tx valid = if ram.tx valid;
                item.dout ref = if ram.dout ref;
                item.tx valid ref = if ram.tx valid ref;
                // Send the item to the analysis export
                mon ap.write(item);
            end
endpackage
```

Coverage ram

```
package coverage ram;
import uvm_pkg::*;
`include "uvm macros.svh"
import sequnce ram item::*;
class coverage_ram extends uvm_component;
   `uvm_component_utils(coverage_ram)
   uvm_analysis_export #(sequnce_ram_item) cov_export;
   uvm tlm analysis fifo #(sequnce ram item) cov fifo;
   sequnce_ram_item item;
   covergroup cov1 ;
        coverpoint item.datain[9:8] {
           bins bin_00 = {2'b00};
           bins bin 01 = \{2'b01\};
           bins bin_10 = {2'b10};
           bins bin_11 = {2'b11};
           bins bin_trafser_write = (2'b00 => 2'b01);
           bins bin_trafser_read = (2'b10 => 2'b11);
        coverpoint item.datain[7:0] {
           bins bin_00 = {8'h00};
           bins bin ff = {8'hff};
           bins bin_7f = \{8'h7f\};
           bins bin_AA = {8'hAA};
           bins bin_55 = {8'h55};
        coverpoint item.rx_valid {
           bins valid = {1'b1};
           bins invalid = {1'b0};
        coverpoint item.rst_n {
           bins reset = {1'b0};
           bins no_reset = {1'b1};
        coverpoint item.tx valid {
           bins valid = {1'b1};
           bins invalid = {1'b0};
    endgroup
function new(string name = "coverage_ram ", uvm_component parent = null);
        super.new(name, parent);
        cov1=new();
function void build_phase(uvm_phase phase);
        super.build_phase(phase);
       cov_export = new("cov_export", this);
        cov_fifo = new("cov_fifo");
```

Scoreboard ram

```
package scoreboard ram;
 include "uvm_macros.svh"
import uvm_pkg::*;
import sequnce_ram_item::*;
class scoreboard ram extends uvm scoreboard;
    `uvm_component_utils(scoreboard_ram)
   uvm_analysis_export #(sequnce_ram_item) sb_export;
   uvm_tlm_analysis_fifo #(sequnce_ram_item) sb_fifo;
   sequnce_ram_item item;
   logic [7:0] current_dout = 0; // Current dout value
    logic current_tx_valid = 0;
   logic [7:0] temp_rd = 0;
   logic [7:0] temp_wr = 0;
   logic [7:0] mem [256]; // Uninitialized memory
   logic [7:0] expected_data;
    logic tx_valid_expected;
    int error_count = 0;
    int correct_count = 0;
    function new(string name = "scoreboard_ram", uvm_component parent = null);
       super.new(name, parent);
       foreach(mem[i]) mem[i] = 'x;
    function void build_phase(uvm_phase phase);
       super.build phase(phase);
        sb_export = new("sb_export", this);
       sb_fifo = new("sb_fifo", this);
```

Sva ram

```
module sva_ram(
   input logic clk,
   input logic rst_n,
   input logic rx_valid,
   input logic tx_valid,
   input logic [9:0] datain,
   input logic [7:0] dout
   property rst_n_p;
       @(posedge clk) (!rst_n) |=> (tx_valid == 0 && dout == 0);
   reset_assertion: assert property (rst_n_p) else $error("Assertion rst_n failed!");
    cover property (rst_n_p);
   property tx_vaildd;
       @(posedge clk) disable iff(!rst_n)(datain[9:8]==(2'b00 || 2'b01 || 2'b10) && rx_valid ) |=> (tx_valid == 0);
   endproperty
   tx_vaild_for_first_three_cases: assert property (tx_vaildd) else $error("Assertion tx_vaild_for_first_three_cases failed!");
    cover property (tx_vaildd);
   property tx_vaild_pp;
       @(posedge clk) disable iff(!rst_n) (datain[9:8]==(2'b11)&& rx_valid) |=> (tx_valid);
   tx_vaild_for_last_case: assert property (tx_vaild_pp) else $error("Assertion tx_vaild_pp failed!");
    cover property (tx_vaild_pp);
endmodule
```

Golden model ram

```
module golden_ram #(
    parameter MEM_DEPTH = 256,
    parameter ADDR_SIZE = 8
)(
    input logic [9:0] din,
    input logic rx_valid,
    input logic clk,
    input logic rst_n,
```

```
output logic [7:0] dout,
output logic tx_valid
// Internal memory and registers
logic [7:0] mem [0:MEM_DEPTH-1];
logic [ADDR_SIZE-1:0] temp_rd;
logic [ADDR_SIZE-1:0] temp_wr;
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        dout <= '0;</pre>
        tx valid <= 1'b0;</pre>
        temp_rd <= '0;
        temp_wr <= '0;
    else begin
        if (rx_valid) begin
            case (din[9:8])
                 2'b00: begin // Set write address
                     temp wr \leftarrow din[7:0];
                     tx_valid <= 1'b0;</pre>
                 end
                 2'b01: begin // Write to memory
                     mem[temp_wr] <= din[7:0];</pre>
                     tx valid <= 1'b0;</pre>
                 end
                 2'b10: begin // Set read address
                     temp_rd <= din[7:0];</pre>
                     tx valid <= 1'b0;</pre>
                 2'b11: begin // Read from memory
                     dout <= mem[temp_rd];</pre>
                     tx valid <= 1'b1;</pre>
                 end
             endcase
        end
    end
end
// Function to inspect memory (for verification)
function logic [7:0] get_memory(input [ADDR_SIZE-1:0] addr);
    return mem[addr];
endfunction
// Function to get current read address
function logic [ADDR_SIZE-1:0] get_read_addr();
    return temp_rd;
endfunction
```

```
// Function to get current write address
function logic [ADDR_SIZE-1:0] get_write_addr();
    return temp_wr;
    endfunction
endmodule
```

RAM

```
module ram (
    din,rx_valid,clk,rst_n,dout,tx_valid
);
    parameter MEM_DEPTH = 256 ;
    parameter ADDR_SIZE = 8 ;
    input [9:0]din;
    input clk,rst_n,rx_valid;
    output reg[7:0]dout;
    output reg tx valid;
    reg [ADDR_SIZE-1:0]mem[MEM_DEPTH-1:0];
    reg [ADDR_SIZE-1:0]temp_rd,temp_wr;
    always @(posedge clk ) begin
         if (~rst_n) begin
             dout <= 0;
             tx_valid <= 0;</pre>
             temp_rd <= 0 ;
             temp_wr <= 0;</pre>
        end
         else begin
             if (rx_valid) begin
                 case(din[9:8])
                 2'b00:begin
                      temp_wr <= din[7:0];</pre>
                      tx_valid <= 0;</pre>
                 2'b01:begin
                      mem[temp_wr] <= din[7:0];</pre>
                      tx_valid <= 0;</pre>
                 2'b10:begin
                      temp_rd<=din[7:0];</pre>
                      tx valid <= 0;</pre>
                 2'b11:begin
                      dout <= mem[temp rd];</pre>
                      tx_valid <= 1;</pre>
                 end
             end
    end
endmodule : ram
```

Slave Files

Top_module_slave

```
module top_slave();
include "uvm_macros.svh"
import uvm_pkg::*;
   bit clk;
       clk = 0;
            #5 clk = \sim clk;
   interface_slave if_slave(clk);
   slave DUT(if_slave.MOSI,if_slave.MISO, if_slave.SS_n,if_slave.clk, if_slave.rst_n, if_slave.rx_data,if_slave.rx_valid,if_slave.tx_data,
if_slave.tx_valid);
    golden_slave golden(if_slave.MOSI,
    if_slave.clk, if_slave.rst_n,if_slave.SS_n,if_slave.tx_valid,if_slave.tx_data,if_slave.MISO_ref,if_slave.rx_valid_ref,
if_slave.rx_data_ref);
   bind slave sva_slave sva_slave_inst(
        if_slave.clk,
        if_slave.rst_n,
       if_slave.MOSI,
       if_slave.SS_n,
       if_slave.tx_valid,
        if_slave.tx_data,
       if_slave.MISO,
        if_slave.rx_valid,
        if slave.rx data
    initial begin
        uvm_config_db#(virtual interface_slave)::set(null, "uvm_test_top", "vif", if_slave);
        run test("test slave");
 ndmodule
```

test slave

```
package test_slave;
include "uvm_macros.svh"
import uvm_pkg::*;
import env_slave::*;
import sequence_stim_slave::*;
import config_slave::*;
class test_slave extends uvm_test;
    `uvm_component_utils(test_slave)
   env_slave env; // Environment for the slave
   config_slave cfg; // Configuration object for the slave
    sequence_rst_slave seq_rst_slave; // Sequence for reset operation
   sequence_stim_slave seq_stim_slave; // Sequence for stimulus operation
    function new(string name = "test_slave", uvm_component parent = null);
        super.new(name, parent);
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
       // Create the environment
       env = env_slave::type_id::create("env", this);
       cfg = config_slave::type_id::create("cfg");
        seq_rst_slave = sequence_rst_slave::type_id::create("seq_rst_slave");
        seq_stim_slave = sequence_stim_slave::type_id::create("seq_stim_slave");
```

env slave

```
package env_slave;
import uvm_pkg::*;
import config_slave::*;
import coverage_slave::*;
import scoreboard_slave::*;
class env slave extends uvm env;
    `uvm_component_utils(env_slave)
   agent_slave agt_slave;
   coverage_slave cov_slave;
    scoreboard_slave sb_slave;
    function new(string name = "env_slave", uvm_component parent = null);
       super.new(name, parent);
   // Build phase
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
       agt_slave = agent_slave::type_id::create("agt_slave", this);
        cov_slave = coverage_slave::type_id::create("cov_slave", this);
        sb_slave = scoreboard_slave::type_id::create("sb_slave", this);
    function void connect_phase(uvm_phase phase);
       super.connect_phase(phase);
        agt_slave.agent_cov_ap.connect(cov_slave.cov_export);
       agt_slave.agent_cov_ap.connect(sb_slave.sb_export);
```

agent slave

```
package agent_slave;
include "uvm_macros.svh"
import uvm_pkg::*;
import config_slave::*;
import sequencer slave::*;
import sequence_slave_item::*;
class agent_slave extends uvm_agent;
uvm_component_utils(agent_slave)
   config_slave cfg;
    sequencer_slave seq_slave;
    driver_slave drv_slave;
    monitor_slave mon_slave;
    uvm analysis port#(sequence slave item) agent cov ap;
    function new(string name = "agent_slave", uvm_component parent = null);
        super.new(name, parent);
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if(!uvm_config_db#(config_slave)::get(this, "", "GFG", cfg))begin
  `uvm_fatal("build_phase", "Config object not get in agent class")
        seq_slave = sequencer_slave::type_id::create("seq_slave", this);
        drv_slave = driver_slave::type_id::create("drv_slave", this);
        mon_slave = monitor_slave::type_id::create("mon_slave", this);
        agent cov ap = new("agent cov ap", this);
    endfunction
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        // Connect the sequencer to the driver
        drv_slave.if_slave = cfg.if_slave;
        mon_slave.if_slave = cfg.if_slave;
        mon_slave.mon_ap.connect(agent_cov_ap);
        drv_slave.seq_item_port.connect(seq_slave.seq_item_export);
```

sequence slave

```
package sequence_stim_slave; //Stimulus
import uvm_pkg::*;
import sequence slave item::*;
class sequence_stim_slave extends uvm_sequence#(sequence_slave_item);
    `uvm_object_utils(sequence_stim_slave)
   sequence_slave_item item;
    function new(string name = "sequence_stim_slave");
        super.new(name);
    virtual task body();
        sequence_slave_item item;
        item = sequence_slave_item::type_id::create("item");
        repeat(1000) begin
            start_item(item);
            assert(item.randomize());
            // Finish the item
            finish_item(item);
```

```
end
endtask
endclass
endpackage
```

sequence_rst_slave

```
package sequence_rst_slave; //Stimulus
'include "uvm_nkg::*;
import uvm_nkg::*;
import sequence_slave_item::*;
class sequence_rst_slave extends uvm_sequence#(sequence_slave_item);

'uvm_object_utils(sequence_rst_slave)
sequence_slave_item item;
// Constructor
function new(string name = "sequence_rst_slave");
super_new(name);
endfunction

// Body phase
virtual task body();

// Create a new sequence item
item = sequence_slave_item::type_id::create("item");

start_item(item);
// rst
item.rst_n = 0; // Set reset to low
// Finish the item
finish_item(item);
endtask
endclass
endpackage
```

sequence slave item

```
package sequence_slave_item;
'include "uvm_macros.svh"
import uvm_pkg::*;

class sequence_slave_item extends uvm_sequence_item;

    'uvm_object_utils(sequence_slave_item)

rand logic rst_n; // Reset signal for the slave
    rand logic MOSI,SS_n,tx_valid;
    rand logic [7:0]tx_data;
    logic MISO,rx_valid,MISO_ref,rx_valid_ref;
    logic [9:0]rx_data,rx_data_ref; // Data received from the slave
    // Constructor
    function new(string name = "sequence_slave_item");
        super.new(name);
    endfunction

// Randomization constraints

constraint c1 {
        rst_n dist {0 := 1, 1 := 99}; // Reset signal is low for 1% of the time
        MOSI dist {0 := 75, 1 := 25}; // MOSI signal is low for 1% of the time
        SS_n dist {0 := 75, 1 := 25}; // Slave Select signal is low for 1% of the time
        tx_valid dist {0 := 50, 1 := 50}; // Transmission valid signal is low for 1% of the time
    }

endclass
endmackage
```

Sequencer_slave

```
package sequencer_slave;
`include "uvm_macros.svh"
import uvm_pkg::*;
import sequence_slave_item::*;
class sequencer_slave extends uvm_sequencer#(sequence_slave_item);
    `uvm_component_utils(sequencer_slave)

function new(string name = "sequencer_slave", uvm_component parent = null);
    super.new(name, parent);
    endfunction
endclass
endpackage
```

sva slave

```
module sva_slave(
    input clk,
    input logic rst_n,
    input logic MoSI,
    input logic SS_n,
    input logic SS_n,
    input logic [7:0] tx_data,
    input logic [7:0] tx_data,
    input logic mISO,
    input logic rx_valid,
    input logic rx_valid,
    input logic [9:0] rx_data

);

property rst_n_assertion;
    @(posedge clk) (!rst_n) |=> (rx_valid == 0 && rx_data == 0 && MISO == 0)
    endproperty
    assert property (rst_n_assertion)
    else $error("rst_n assertion failed: rst_n is low while rx_valid, rx_data, and MISO are not zero");
    cover property (rst_n_assertion);
endmodule
```

scoreboard slave

```
package scoreboard_slave;
include "uvm_macros.svh
import uvm_pkg::*;
class scoreboard_slave extends uvm_scoreboard;
    `uvm_component_utils(scoreboard_slave)
    sequence_slave_item item;
    int correct = 0;
    int incorrect = 0;
   ;//logic MISO_ref, rx_valid_ref;
// logic [9:0] rx_data_ref;
    uvm_analysis_export#(sequence_slave_item) sb_export;
    uvm_tlm_analysis_fifo#(sequence_slave_item) sb_fifo;
    function new(string name = "scoreboard_slave", uvm_component parent = null);
        super.new(name, parent);
   function void build_phase(uvm_phase phase);
        super.build_phase(phase);
       sb_export = new("sb_export", this);
         sb_fifo = new("sb_fifo", this);
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        sb_export.connect(sb_fifo.analysis_export);
```

monitor slave

```
package monitor_slave;
include "uvm_macros.svh"
import uvm_pkg::*;
import sequence_slave_item::*;
class monitor_slave extends uvm_monitor;
    `uvm_component_utils(monitor_slave)
   virtual interface_slave if_slave;
   sequence_slave_item item;
   uvm_analysis_port#(sequence_slave_item) mon_ap;
   function new(string name = "monitor_slave", uvm_component parent = null);
       super.new(name, parent);
   function void build_phase(uvm_phase phase);
       super.build_phase(phase);
        // Create the analysis port
       mon_ap = new("mon_ap", this);
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
       forever begin
       item = sequence_slave_item::type_id::create("item");
           @(negedge if_slave.clk); // Wait for clock edge
           item.rst_n = if_slave.rst_n;
           item.MOSI = if_slave.MOSI;
           item.SS_n = if_slave.SS_n;
            item.tx_valid = if_slave.tx_valid;
           item.tx_data = if_slave.tx_data;
           item.MISO = if_slave.MISO;
           item.rx valid = if slave.rx valid;
           item.rx_data = if_slave.rx_data;
           item.MISO_ref = if_slave.MISO_ref;
           item.rx_valid_ref = if_slave.rx_valid_ref;
            item.rx_data_ref = if_slave.rx_data_ref;
       mon_ap.write(item); // Send the item to the analysis export
```

interface slave

```
interface interface_slave(clk);
  input clk;
  logic MOSI,rst_n,SS_n,tx_valid;
  logic [7:0]tx_data;
  logic MISO,rx_valid,MISO_ref,rx_valid_ref;
  logic [9:0]rx_data,rx_data_ref;
endinterface
```

config slave

```
package config_slave;
   include "uvm_macros.svh"
import uvm_pkg::*;

class config_slave extends uvm_object;
        iuvm_object_utils(config_slave)

        // Virtual interface for the slave
        virtual interface_slave if_slave;

        // Constructor
        function new(string name = "config_slave");
            super.new(name);
        endfunction
```

coverage slave

```
package coverage_slave;
`include "uvm_macros.svh"
import uvm_pkg::*;
class coverage_slave extends uvm_component;
    `uvm_component_utils(coverage_slave)
    uvm_analysis_export#(sequence_slave_item) cov_export;
    uvm_tlm_analysis_fifo#(sequence_slave_item) cov_fifo;
    covergroup cov1;
    Covering_rx_data:coverpoint item.rx_data {
        option.comment = "Covering rx_data";
        bins data_bins[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
   Covering_rx_valid: coverpoint item.rx_valid {
        option.comment = "Covering rx_valid";
        bins valid_bins[] = {0, 1};
    Covering_MISO:coverpoint item.MISO {
        option.comment = "Covering MISO";
        bins miso_bins[] = {0, 1};
    Covering_SS_n:coverpoint item.SS_n {
        option.comment = "Covering SS_n";
        bins ss_bins[] = {0, 1};
    Covering_tx_valid:coverpoint item.tx_valid {
        option.comment = "Covering tx_valid";
        bins tx_valid_bins[] = {0, 1};
    Covering_tx_data:coverpoint item.tx_data {
        option.comment = "Covering tx_data";
        bins tx_data_bins[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
    Covering_rst_n:coverpoint item.rst_n {
```

```
option.comment = "Covering rst_n";
     bins rst_bins[] = {0, 1};
endgroup
 function new(string name = "coverage_slave", uvm_component parent = null);
     super.new(name, parent);
     cov1 = new();
function void build_phase(uvm_phase phase);
    super.build_phase(phase);
   cov_export = new("cov_export", this);
cov_fifo = new("cov_fifo", this);
 function void connect_phase(uvm_phase phase);
     super.connect_phase(phase);
     cov_export.connect(cov_fifo.analysis_export);
 task run_phase(uvm_phase phase);
     super.run_phase(phase);
     cov_fifo.get(item);
     cov1.sample();
```

driver slave

```
package driver_slave;
include "uvm macros.svh"
import uvm_pkg::*;
import sequence slave item::*;
class driver_slave extends uvm_driver#(sequence_slave_item);
    `uvm_component_utils(driver_slave)
    sequence_slave_item item;
   virtual interface_slave if_slave;
    function new(string name = "driver_slave", uvm_component parent = null);
        super.new(name, parent);
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
       item = sequence_slave_item::type_id::create("item");
    task run phase(uvm phase phase);
        super.run_phase(phase);
           // Get the next item from the sequencer
            seq_item_port.get_next_item(item);
            if (item != null) begin
               if_slave.rst_n = item.rst_n;
                if_slave.MOSI = item.MOSI;
               if_slave.SS_n = item.SS_n;
```

```
if_slave.tx_valid = item.tx_valid;
    if_slave.tx_data = item.tx_data;
    @(negedge if_slave.clk); // Wait for the clock edge
        seq_item_port.item_done();
    end
    end
    endtask
endclass // driver_slave extends uvm_driver
endpackage
```

golden_model slave

```
module golden_slave (
    input MOSI, clk, rst_n, SS_n, tx_valid,
    input [7:0] tx_data,
output reg MISO, rx_valid,
output reg [9:0] rx_data
    // State definitions - must match RTL exactly
                          = 3'b000;
                           = 3'b001;
    parameter CHK_CMD = 3'b010;
parameter READ_ADD = 3'b011;
    parameter READ DATA = 3'b100;
    reg [2:0] cs, ns;
    reg [3:0] counter;
    reg confirm_add;
    reg [9:0] rx_data_internal;
   (*fsm_encoding="one_hot"*)
    always @(posedge clk or negedge rst_n) begin
         if (!rst_n) begin
             cs <= IDLE;
             confirm_add <= 0;</pre>
             rx_data_internal <= 0;</pre>
             MISO <= 0;
             rx_valid <= 0;
             case (cs)
                       counter <= 0;</pre>
                       rx_valid <= 0;
                       MISO <= 0;
                       counter <= 0;
                            rx_data_internal <= {rx_data_internal[8:0], MOSI};</pre>
                            rx_valid <= 0;</pre>
                           rx_valid <= 1;
                  READ_ADD: begin
                           rx_data_internal <= {rx_data_internal[8:0], MOSI};</pre>
                           rx_valid <= 0;</pre>
                           rx valid <= 1;</pre>
                            confirm_add <= 1;</pre>
                  READ_DATA: begin
                       if (!tx_valid) begin
                            if (counter < 10) begin
                                rx_data_internal <= {rx_data_internal[8:0], MOSI};</pre>
                                counter <= counter + 1;</pre>
```

```
rx_valid <= 0;
                     else if (counter == 10) begin
                         rx_valid <= 1;</pre>
                         confirm_add <= 0;</pre>
                     if (counter >= 3 && counter <= 10) begin
                         MISO <= tx_data[counter-3];</pre>
                         counter <= counter - 1;</pre>
                rx_valid <= 0;</pre>
                MISO <= 0;
always @(*) begin
case (cs)
          ns = (\sim SS_n) ? CHK_CMD : IDLE;
        CHK_CMD: begin
            if (SS_n) begin
            else if (~SS_n && ~MOSI) begin
            else if (~SS_n && MOSI && ~confirm_add) begin
               ns = READ_ADD;
            else if (~SS_n && MOSI && confirm_add) begin
               ns = READ_DATA;
               ns = CHK_CMD;
           ns = SS_n ? IDLE : WRITE;
        READ_ADD: begin
            if (SS_n) begin
            else if (confirm_add) begin
             ns = READ_DATA;
               ns = READ_ADD;
        READ_DATA: begin
           ns = SS_n ? IDLE : READ_DATA;
        default: ns = IDLE;
assign rx_data = rx_data_internal;
```

```
module slave (
    MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid
);
    parameter IDLE = 3'b000 ;
    parameter WRITE = 3'b001 ;
    parameter CHK_CMD = 3'b010;
    parameter READ_ADD = 3'b011 ;
    parameter READ_DATA = 3'b100;
    input MOSI,clk,rst_n,SS_n,tx_valid;
    input [7:0]tx_data;
    output reg MISO,rx_valid;
    output reg[9:0]rx_data;
    reg [2:0]ns,cs;
    reg [3:0]counter;
    reg confirm_add;
    (*fsm_encoding="one_hot"*)
    always @(posedge clk or negedge rst_n) begin
        if (~rst_n) begin
           cs <= IDLE ;
           cs <= ns ;
    always @(*) begin
           if (~SS_n) begin
              ns = CHK_CMD;
               ns = IDLE ;
       CHK_CMD:begin
           if (SS_n) begin
               ns = IDLE;
            else if (~SS_n && ~MOSI) begin
               ns = WRITE;
            else if (~SS n && MOSI && ~confirm add) begin
               ns = READ_ADD;
            else if (~SS_n && MOSI && confirm_add) begin
               ns = READ DATA;
           if (SS_n) begin
           else begin
        READ ADD:begin
           if (SS_n) begin
            else if(confirm_add)begin
               ns = READ DATA;
```

```
else begin
            ns = READ_ADD;
    READ_DATA:begin
             if (SS_n) begin
                 ns = READ_DATA;
always @(posedge\ clk\ ) begin
    if (~rst_n) begin
        counter <= 0;
         confirm_add <= 0;</pre>
        rx_data <= 0;</pre>
         rx_valid <= 0 ;</pre>
        MISO <= 0;
             counter <= 0;
             rx_valid <= 0;</pre>
             counter <= 0;
                 rx_data <= {rx_data[8:0],MOSI};</pre>
                  rx_valid <= 0;</pre>
                  rx_valid <= 1;</pre>
         READ_ADD:begin
              if( counter < 10 ) begin
                  rx_data <= {rx_data[8:0],MOSI};</pre>
                  rx_valid <= 0;</pre>
             if (counter == 10) begin
                 rx_valid <= 1 ;
                  confirm_add <= 1;</pre>
         READ_DATA:begin
         if(~tx_valid)begin
                 rx_data <= {rx_data[8:0],MOSI};</pre>
                  rx_valid <= 0 ;</pre>
                 rx_valid <= 1;</pre>
                  confirm_add <= 0 ;</pre>
             if (3 <= counter) begin
                 MISO <= tx_data[counter-3];</pre>
```

Wrapper files

The ram and slave I use without modify it, so I use the files above with small change in config and agents Top_module_wrapper

```
nodule top_module_wrapper();
import uvm_pkg::*;
import test_wrapper::*;
    bit clk;
    initial begin
        forever begin
interface_wrapper if_wrapper(clk);
interface_slave if_slave(clk);
interface_ram if_ram(clk);
ram DUT_ram(if_ram.din, if_ram.rx_valid, if_ram.clk, if_ram.rst_n, if_ram.dout, if_ram.tx_valid);
golden_ram golden_ram(if_ram.din, if_ram.rx_valid, if_ram.clk, if_ram.rst_n, if_ram.dout_ref, if_ram.tx_valid_ref);
slave DUT_slave(if_slave.MOSI,if_slave.MISO, if_slave.SS_n,if_slave.clk, if_slave.rst_n,
if_slave.rx_data,if_slave.rx_valid,if_slave.tx_data, if_slave.tx_valid);
golden_slave golden(if_slave.MOSI,
    if_slave.clk, if_slave.rst_n,if_slave.SS_n,if_slave.tx_valid,if_slave.tx_data,if_slave.MISO_ref,if_slave.rx_valid_ref,
if_slave.rx_data_ref);
wrapper DUT_wrapper(if_wrapper.MOSI, if_wrapper.MISO, if_wrapper.SS_n, if_wrapper.clk, if_wrapper.rst_n);
golden_wrapper golden_wrapper(if_wrapper.MOSI,if_wrapper.SS_n ,if_wrapper.clk, if_wrapper.rst_n,if_wrapper.MISO_ref);
assign if_slave.MOSI=DUT_wrapper.MOSI;
assign if_slave.SS_n=DUT_wrapper.SS_n;
assign if_slave.rst_n=DUT_wrapper.rst_n;
assign if_ram.din=if_slave.rx_data;
assign if_ram.rx_valid=if_slave.rx_valid;
assign if_slave.tx_data=if_ram.dout;
assign if_slave.tx_valid=if_ram.tx_valid;
assign if_ram.rst_n=DUT_wrapper.rst_n;
    uvm_config_db#(virtual interface_wrapper)::set(null, "uvm_test_top", "vif", if_wrapper);
   uvm_config_db#(virtual interface_slave)::set(null, "uvm_test_top", "vif_slave", if_s.
uvm_config_db#(virtual interface_ram)::set(null, "uvm_test_top", "vif_ram", if_ram);
                                                                            "vif_slave", if_slave);
        run_test("test_wrapper");
end
```

test wrapper

```
package test_wrapper;
import uvm_pkg::*;
import env_wrapper::*;
import env_slave::*;
import env_ram::*;
import config_slave::*;
import config_wrapper::*;
import sequence_wrapper_item::*;
import sequence_rst_wrapper::*;
class test_wrapper extends uvm_test;
    `uvm_component_utils(test_wrapper)
   env_wrapper env_wrapperr;
   env_slave env_slaver;
   env_ram env_ramm;
   config_slave cfg_slave;
   config_wrapper cfg_wrapper;
    config_ram cfg_ram;
   sequence_rst_wrapper seq_rst_wrapper;
    sequence_wrapper seq_wrapper;
    function new(string name = "test_wrapper", uvm_component parent = null);
        super.new(name, parent);
```

```
endfunction // new
// Build phase
function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env_wrapperr = env_wrapper::type_id::create("env_wrapperr", this);
    env_slaver = env_slave::type_id::create("env_slaver", this);
    env_ramm = env_ram::type_id::create("env_ramm", this);
    cfg_slave = config_slave::type_id::create("cfg_slave", this);
    cfg_wrapper = config_wrapper::type_id::create("cfg_wrapper", this);
    cfg_ram = config_ram::type_id::create("cfg_ram", this);
    seq_rst_wrapper = sequence_rst_wrapper::type_id::create("seq_rst_wrapper", this);
    seq_wrapper = sequence_wrapper::type_id::create("seq_wrapper", this);
    if (!uvm_config_db#(virtual interface_slave)::get(this, "", "vif_slave", cfg_slave.if_slave)) begin
         `uvm_fatal("build_phase", "Config object not get in test class");
     if \ (!uvm\_config\_db\#(virtual\ interface\_wrapper)::get(this,\ "",\ "vif",\ cfg\_wrapper.if\_wrapper)) \ begin 
         uvm_fatal("build_phase", "Config object not get in test class");
    if (!uvm_config_db#(virtual interface_ram)::get(this, "", "vif_ram", cfg_ram.if_ram)) begin
         `uvm_fatal("build_phase", "Config object not get in test class");
   uvm_config_db#(config_slave)::set(this, "*", "GFG_slave", cfg_slave);
uvm_config_db#(config_wrapper)::set(this, "*", "GFG", cfg_wrapper);
uvm_config_db#(config_ram)::set(this, "*", "GFG_ram", cfg_ram);
// Run phase
task run_phase(uvm_phase phase);
    super.run_phase(phase);
    phase.raise_objection(this);
    seq_rst_wrapper.start(env_wrapperr.agt_wrapper.seq_wrapper);
    `uvm_info("run_phase", "Wrapper sequence started", UVM_MEDIUM)
    seq_wrapper.start(env_wrapperr.agt_wrapper.seq_wrapper);
    `uvm_info("run_phase", "Wrapper sequence started", UVM_MEDIUM)
    // Drop the objection when done
    phase.drop_objection(this);
```

env wrapper

```
package env_wrapper;
import uvm_pkg::*;
include "uvm_macros.svh"
import agent_wrapper::*;
import scoreboard_wrapper::*;
import coverage_wrapper::*;

class env_wrapper extends uvm_env;
    `uvm_component_utils(env_wrapper)

    agent_wrapper agt_wrapper;
    scoreboard_wrapper sb_wrapper;
    coverage_wrapper cov_wrapper;
    function new(string name = "env_wrapper", uvm_component parent = null);
        super.new(name, parent);
    endfunction

function void build_phase(uvm_phase phase);
```

```
super.build_phase(phase);

agt_wrapper = agent_wrapper::type_id::create("agt_wrapper", this);
sb_wrapper = scoreboard_wrapper::type_id::create("sb_wrapper", this);
cov_wrapper = coverage_wrapper::type_id::create("cov_wrapper", this);
endfunction

function void connect_phase(uvm_phase phase);
super.connect_phase(phase);

// Connect the agent's analysis port to the scoreboard
agt_wrapper.agent_ap.connect(sb_wrapper.sb_export);
agt_wrapper.agent_ap.connect(cov_wrapper.cov_export);
endfunction

endclass
endpackage
```

agent_wrapper

```
package agent_wrapper;
include "uvm_macros.svh"
import uvm_pkg::*;
import sequencer_wrapper::*;
import config_wrapper::*;
import monitor_wrapper::*;
class agent_wrapper extends uvm_agent;
uvm_component_utils(agent_wrapper)
    driver_wrapper drv_wrapper;
   sequencer_wrapper seq_wrapper;
   config_wrapper cfg;
   monitor_wrapper mon_wrapper;
   uvm_analysis_port #(sequence_wrapper_item) agent_ap;
    function new(string name = "agent_wrapper", uvm_component parent = null);
        super.new(name, parent);
    function void build phase(uvm phase phase);
        super.build_phase(phase);
         if(!uvm_config_db#(config_wrapper)::get(this, "", "GFG", cfg))begin
             uvm_fatal("build_phase", "Config object not get in agent class")
        seq_wrapper = sequencer_wrapper::type_id::create("seq_wrapper", this);
        drv_wrapper = driver_wrapper::type_id::create("drv_wrapper", this);
       mon_wrapper = monitor_wrapper::type_id::create("mon_wrapper", this);
        agent_ap = new("agent_ap", this);
    function void connect_phase(uvm_phase phase);
        super.connect phase(phase);
       drv_wrapper.if_wrapper = cfg.if_wrapper;
       mon_wrapper.if_wrapper = cfg.if_wrapper;
       mon_wrapper.mon_ap.connect(agent_ap);
        drv_wrapper.seq_item_port.connect(seq_wrapper.seq_item_export);
```

config_ram

```
package config_ram;

include "uvm_macros.svh"
import uvm_pkg::*;
   class config_ram extends uvm_object;

       `uvm_object_utils(config_ram)

       virtual interface_ram if_ram;
       uvm_active_passive_enum is_passive = UVM_PASSIVE; // Default to passive agent
       function new(string name = "config_ram");
            super.new(name);
            endfunction

       endclass
endpackage
```

config_slave

```
package config_slave;
   include "uvm_macros.svh"
import uvm_pkg::*;

class config_slave extends uvm_object;
        iuvm_object_utils(config_slave)

        // Virtual interface for the slave
        virtual interface_slave if_slave;
        uvm_active_passive_enum is_passive = UVM_PASSIVE; // Default to passive agent
        // Constructor
        function new(string name = "config_slave");
            super.new(name);
        endfunction

endclass
endpackage
```

config wrapper

interface wrapper

```
interface interface_wrapper(clk);
  input clk;
  logic MOSI,MISO,SS_n,rst_n,MISO_ref;
endinterface
```

coverage wrapper

```
package coverage_wrapper;
include "uvm_macros.svh"
import uvm_pkg::*;
import sequence_wrapper_item::*;
class coverage_wrapper extends uvm_component;
    `uvm_component_utils(coverage_wrapper)
    sequence_wrapper_item item;
    uvm_analysis_export#(sequence_wrapper_item) cov_export;
    uvm_tlm_analysis_fifo#(sequence_wrapper_item) cov_fifo;
    covergroup cov1;
    coverpoint item.MOSI {
        option.comment = "Covering MISO";
        bins miso_bins[] = {0, 1};
    coverpoint item.SS_n {
    option.comment = "Covering SS_n";
        bins ss_bins[] = {0, 1};
    coverpoint item.rst_n {
        option.comment = "Covering rst_n";
bins rst_bins[] = {0, 1};
    coverpoint item.MOSI {
   option.comment = "Covering MOSI";
   bins mosi_bins[] = {0, 1};
    endgroup
    function new(string name = "coverage_wrapper", uvm_component parent = null);
         super.new(name, parent);
        cov1 = new();
   function void build phase(uvm phase phase);
        super.build_phase(phase);
       cov_export = new("cov_export", this);
cov_fifo = new("cov_fifo", this);
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
         cov_export.connect(cov_fifo.analysis_export);
    task run_phase(uvm_phase phase);
        super.run_phase(phase);
         cov_fifo.get(item);
        cov1.sample();
```

driver_wrapper

```
package driver_wrapper;
include "uvm_macros.svh"
import uvm_pkg::*;
import sequence_wrapper_item::*;
class driver_wrapper extends uvm_driver#(sequence_wrapper_item);
    `uvm_component_utils(driver_wrapper)
    sequence_wrapper_item item;
   virtual interface_wrapper if_wrapper;
    function new(string name = "driver_wrapper", uvm_component parent = null);
        super.new(name, parent);
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        item = sequence wrapper item::type id::create("item");
    task run_phase(uvm_phase phase);
       super.run phase(phase);
            seq_item_port.get_next_item(item);
                if wrapper.rst n = item.rst n;
                if_wrapper.MOSI = item.MOSI;
                if wrapper.SS n = item.SS n;
                @(negedge if_wrapper.clk); // Wait for the clock edge
                seq_item_port.item_done();
```

golden model wrapper

```
module golden_wrapper #(
parameter MEM_DEPTH = 256,
    parameter ADDR_SIZE = 8
)(
    input logic SS_n,
    input logic rst_n,
    output logic MISO
    typedef enum {
        CHK CMD,
        WRITE,
        READ_ADD,
        READ_DATA
    state_t current_state, next_state;
    logic [9:0] rx shift;
    logic [9:0] ram_din;
    logic rx_valid;
    logic [7:0] ram_dout;
    logic ram_tx_valid;
    logic [3:0] bit_counter;
    logic confirm_add;
```

```
logic last_ssn;
logic [7:0] mem [0:MEM_DEPTH-1];
logic [ADDR_SIZE-1:0] temp_rd, temp_wr;
logic miso_reg;
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        current_state <= IDLE;</pre>
        last_ssn <= 1'b1;</pre>
    end else begin
        current_state <= next_state;</pre>
         last_ssn <= SS_n;</pre>
    next_state = current_state;
    case (current_state)
            if (!SS_n) next_state = CHK_CMD;
        CHK_CMD: begin
             if (SS_n) begin
                 next_state = IDLE;
             end else if (!MOSI) begin
                 next_state = WRITE;
             end else if (MOSI && !confirm_add) begin
                 next_state = READ_ADD;
             end else if (MOSI && confirm_add) begin
                 next_state = READ_DATA;
             if (SS_n) next_state = IDLE;
         READ_ADD: begin
             if (SS_n) next_state = IDLE;
             else if (confirm_add) next_state = READ_DATA;
         READ_DATA: begin
             if (SS_n) next_state = IDLE;
        default: next_state = IDLE;
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        bit_counter <= 0;</pre>
        rx_shift <= 0;
        confirm_add <= 0;</pre>
        rx_valid <= 0;
        ram_din <= 0;</pre>
        miso_reg <= 0;</pre>
         rx_valid <= 0; // Default no valid data</pre>
        case (current_state)
                 bit_counter <= 0;</pre>
                 miso_reg <= 0;</pre>
             CHK_CMD: begin
                 bit_counter <= 0;</pre>
                 if (bit_counter < 10) begin</pre>
                     rx_shift <= {rx_shift[8:0], MOSI};</pre>
                      bit_counter <= bit_counter + 1;</pre>
                 if (bit_counter == 9) begin
                      rx_valid <= 1;</pre>
                      ram_din <= {rx_shift[8:0], MOSI}; // Capture 10th bit</pre>
             READ_ADD: begin
```

```
if (bit_counter < 10) begin
                         rx_shift <= {rx_shift[8:0], MOSI};</pre>
                         bit_counter <= bit_counter + 1;</pre>
                     end
                     if (bit_counter == 9) begin
                         rx_valid <= 1;</pre>
                         ram_din <= {rx_shift[8:0], MOSI}; // Capture 10th bit</pre>
                         confirm_add <= 1;</pre>
                end
                READ_DATA: begin
                     if (!ram_tx_valid) begin
                         if (bit_counter < 10) begin
                              rx_shift <= {rx_shift[8:0], MOSI};</pre>
                              bit_counter <= bit_counter + 1;</pre>
                         if (bit_counter == 9) begin
                              rx_valid <= 1;
                              ram_din <= {rx_shift[8:0], MOSI};</pre>
                              confirm_add <= 0;</pre>
                         if (bit_counter >= 3 && bit_counter <= 10) begin</pre>
                              miso_reg <= ram_dout[10 - bit_counter];</pre>
                         if (bit_counter > 3) begin
                              bit_counter <= bit_counter - 1;</pre>
            if (last_ssn && !SS_n) begin
                bit_counter <= 0;</pre>
   always_ff @(posedge clk or negedge rst_n) begin
       if (!rst_n) begin
           ram_dout <= 0;</pre>
           ram_tx_valid <= 0;</pre>
           temp_rd <= 0;</pre>
           temp_wr <= 0;
           ram_tx_valid <= 0; // Default no valid output</pre>
           if (rx_valid) begin
                case (ram_din[9:8])
                    2'b00: begin // Set write address
temp_wr <= ram_din[7:0];
                         mem[temp_wr] <= ram_din[7:0];</pre>
                         temp_rd <= ram_din[7:0];</pre>
                     end
                     2'b11: begin // Read data
                         ram_dout <= mem[temp_rd];</pre>
                         ram_tx_valid <= 1;</pre>
   assign MISO = (current_state == READ_DATA && ram_tx_valid) ? miso_reg : 1'b0;
   logic [7:0] debug_mem_read;
   assign debug_mem_read = mem[temp_rd];
ndmodule
```

monitor wrapper

```
package monitor_wrapper;
include "uvm_macros.svh"
import uvm_pkg::*;
import sequence_wrapper_item::*;
class monitor wrapper extends uvm monitor;
   `uvm_component_utils(monitor_wrapper)
   virtual interface_wrapper if_wrapper;
   uvm_analysis_port #(sequence_wrapper_item) mon_ap;
   function new(string name = "monitor_wrapper", uvm_component parent = null);
        super.new(name, parent);
   function void build phase(uvm phase phase);
       super.build_phase(phase);
       mon_ap = new("mon_ap", this);
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
           item = sequence_wrapper_item::type_id::create("item");
          @(negedge if_wrapper.clk);
                item.MOSI = if_wrapper.MOSI;
               item.MISO = if wrapper.MISO;
               item.rst_n = if_wrapper.rst_n;
                item.SS n = if wrapper.SS n;
               item.MISO_ref = if_wrapper.MISO_ref;
               mon ap.write(item);
           end
endclass //monitor wrapper extends uvm monitor;
```

scoreboard wrapper

```
package scoreboard_wrapper;
include "uvm macros.svh"
import uvm_pkg::*;
import sequence_wrapper_item::*;
class scoreboard_wrapper extends uvm_scoreboard;
    `uvm_component_utils(scoreboard_wrapper)
   sequence_wrapper_item item;
   int correct = 0;
   int incorrect = 0;
   uvm_analysis_export#(sequence_wrapper_item) sb_export;
   uvm_tlm_analysis_fifo#(sequence_wrapper_item) sb_fifo;
   function new(string name = "scoreboard_wrapper", uvm_component parent = null);
       super.new(name, parent);
  function void build_phase(uvm_phase phase);
       super.build phase(phase);
      sb_export = new("sb_export", this);
```

```
sb_fifo = new("sb_fifo", this);
endfunction
function odd connect_phase(uvm_phase phase);
super.connect_phase(phase);
// Connect the export to the FIFO
sb_export.connect(sb_fifo.analysis_export);
endfunction

task run_phase(uvm_phase phase);
super.run_phase(phase);
forever begin
// Wait for an item to be written to the FIFO
sb_fifo.get(item);

if ( item.MISO == item.MISO_ref) begin
correct++;
end
else begin
incorrect++;
'uvm_error("SCOREBOARD", $sformatf("Incorrect data: Expected %0d, Got %0d", item.MISO, item.MISO_ref))
end
end
end
endtask
function void report_phase(uvm_phase phase);
super.report_phase(phase);
'uvm_info"SCOREBOARD", $sformatf("Correct: %0d, Incorrect: %0d", correct, incorrect), UVM_LOW)
endfunction
endclass
endpackage
```

sequence rst wrapper

sequence wrapper item

```
package sequence_wrapper_item;
`include "uvm_macros.svh"
import uvm_pkg::*;

class sequence_wrapper_item extends uvm_sequence_item;

   `uvm_object_utils(sequence_wrapper_item)

   rand bit rst_n; // Reset signal, active low
   rand bit MOSI;
   rand bit SS_n; // Slave Select, active low
   bit MISO_ref; // Master In Slave Out
   // Constructor
   function new(string name = "sequence_wrapper_item");
        super.new(name);
   endfunction
```

```
constraint c1 {
    rst_n dist {0 := 1, 1 := 99}; // Reset signal is low for 1% of the time
    MOSI dist {0 := 75, 1 := 25}; // MOSI signal is low for 1% of the time
    SS_n dist {0 := 75, 1 := 25}; // Slave Select signal is low for 1% of the time
}
endclass
endpackage
```

sequence wrapper

```
package sequence_wrapper; //Stimulus
include "uvm_macros.svh'
import uvm_pkg::*;
class sequence_wrapper extends uvm_sequence#(sequence_wrapper_item);
    `uvm_object_utils(sequence_wrapper)
   sequence_wrapper_item item;
   function new(string name = "sequence_wrapper");
       super.new(name);
    // Body phase
   virtual task body();
       item = sequence_wrapper_item::type_id::create("item");
       repeat(10000) begin
            start_item(item);
           assert(item.randomize());
            // Finish the item
           finish_item(item);
endclass
```

sequencer_wrapper

```
package sequencer_wrapper;
   include "uvm_macros.svh"
import uvm_pkg::*;
import sequence_wrapper_item::*;
class sequencer_wrapper extends uvm_sequencer#(sequence_wrapper_item);
        `uvm_component_utils(sequencer_wrapper)
        function new(string name = "sequencer_wrapper", uvm_component parent = null);
        super.new(name, parent);
        endfunction
endclass
endpackage
```

agent slave change only

```
if(cfg.is_passive == UVM_PASSIVE )begin
    seq_slave = sequencer_slave::type_id::create("seq_slave", this);
    drv_slave = driver_slave::type_id::create("drv_slave", this);
    end
```

agent_ram_change_only

```
if(cfg.is_passive == UVM_PASSIVE )begin

seq_ram = sequencer_ram::type_id::create("seq_ram", this);
    drv_ram = driver_ram::type_id::create("drv_ram", this);
    end
```

wrapper

```
module wrapper (
   MOSI,MISO,SS_n,clk,rst_n
);
    input MOSI,SS_n,clk,rst_n;
   output MISO;
   wire [9:0]rx_data;
   wire rx_valid,tx_valid;
   wire [7:0]tx_data;
    slave S1(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
   ram RAM(rx_data,rx_valid,clk,rst_n,tx_data,tx_valid);
 endmodule : wrapper
```

do file

```
vlib work
vlog -f src_list.list
vsim -voptargs=+acc work.top_module_wrapper -cover -sv_seed 1491287225 -classdebug -uvmcontrol=all
add wave -position insertpoint sim:/top_module_wrapper/DUT_ram/*
add wave -position insertpoint sim:/top_module_wrapper/DUT_slave/*
add wave -position insertpoint sim:/top_module_wrapper/DUT_wrapper/*
coverage save top_module_wrapper.ucdb -onexit
#vcover report top_module_wrapper.ucdb -details -annotate -all -output cover.txt
```

Src list

```
slave.v
wrapper.v
interface slave.sv
interface_wrapper.sv
config_slave.sv
sequencer_slave.sv
driver_slave.sv
monitor_slave.sv
golden_slave.sv
golden_wrapper.sv
scoreboard slave.sv
coverage_slave.sv
config_ram.sv
config_wrapper.sv
sequnce_ram_item.sv
 sequence_wrapper_item.sv
sequence rst wrapper.sv
sequence_wrapper.sv
 scoreboard_wrapper.sv
scoreboard ram.sv
coverage_ram.sv
sequencer_ram.sv
sequencer_wrapper.sv
driver_wrapper.sv
 monitor_ram.sv
monitor_wrapper.sv
agent ram.sv
agent_wrapper.sv
env wrapper.sv
test_wrapper.sv
top_module_wrapper.sv
```

For more information, please visit my repo:

