Asynchronous UART Design with FIFO and Baud Rate Gener "Implemented with Verilog"	ator
Mahmoud Ghamry	

Table of Contents

Table of Figures	3
Introduction	4
Design Methodology	5
UART Receiving Subsystem	5
UART Transmitting Subsystem	5
Oversampling Procedure	6
Baud Rate Generator	7
UART RX & TX	7
Overall Design	7
FSM Chart	8
UART Module I/O Table	g
Design Files	10
Baud Rate Generator	10
TX	11
RX	13
FIFO	15
UART Top	17
Testbenches	19
Testbench for test RX, baud rate generator and FIFO	19
Testbench for test TX, baud rate generator and FIFO	21
Testbench for test UART AS RX	22
DO File	24
Results	25
Waveform1	25
Waveform2	25
Waveform3	25
VIVADO	26
References	20

Table of Figures

Figure 1 UART Frame	5
Figure 2 oversampling	6
Figure 3 FSM Flow	8
Figure 4 Design	7
Figure 5 Baud rate generator	10
Figure 6 TX	12
Figure 7 RX	14
Figure 8 FIFO	16
Figure 9 UART Top	18
Figure 10 testbench for RX	20
Figure 11 testbench for TX	22
Figure 12 testbench for UART as RX	24
Figure 13 do file	24
Figure 14 waveform for TB1	25
Figure 15 waveform for TB2	25
Figure 16 waveform for TB3	25
Figure 17 Elaborated Design	26
Figure 18 Implementation Design	26
Figure 19 in FPGA (Xc7a35ticp236)	27
Figure 20 Timing	27
Figure 21 Power	27
Figure 22 Number of modules inside FPGA	28
Figure 23 Constraints	28

Introduction

In the realm of digital communication systems, asynchronous serial interfaces remain a cornerstone for enabling reliable data exchange between heterogeneous devices operating at disparate clock domains. Among these, the Universal Asynchronous Receiver-Transmitter (UART) stands out as a ubiquitous and versatile protocol, prized for its simplicity, low hardware footprint, and adaptability to diverse applications—from embedded systems to industrial automation. However, the inherent challenges of asynchronous communication, such as timing synchronization, data integrity, and throughput optimization, demand sophisticated architectural enhancements to meet the rigorous demands of modern electronics. This report delves into the intricacies of a UART system augmented with First-In-First-Out (FIFO) buffers and dedicated baud rate generators for its receiver (Rx) and transmitter (Tx) modules, unraveling the interplay of these components in achieving robust, high-performance serial communication.

At its core, UART relies on precise timing coordination governed by a baud rate—the frequency at which data bits are transmitted and received. Deviations in timing, even by marginal degrees, can precipitate catastrophic errors in data interpretation. To mitigate this, a dedicated baud rate generator is employed, synthesizing clock signals from a system's master clock to establish synchronized, independent timing domains for Rx and Tx operations. This segregation ensures that sampling and transmission occur at harmonized yet isolated rates, eliminating skew-induced errors and enabling full-duplex communication. Meanwhile, FIFO buffers act as critical intermediaries, decoupling data production from consumption. By temporarily storing incoming and outgoing data streams, FIFOs absorb timing mismatches, prevent overflows, and reduce CPU overhead, thereby enhancing system efficiency and scalability.

This report explores the symbiotic relationship between these elements: the baud rate generator's role in maintaining temporal fidelity, the FIFO's function in buffering data bursts, and the UART's inherent asynchrony that liberates systems from rigid clock dependencies. Through a detailed examination of their design principles, operational workflows, and performance trade-offs, this study illuminates how the integration of FIFOs and precision baud rate generation elevates UART from a rudimentary serial interface to a resilient, high-throughput communication backbone. By dissecting the challenges of jitter tolerance, buffer depth optimization, and clock division accuracy, this analysis aims to provide a comprehensive understanding of modern UART architectures, underscoring their enduring relevance in an era dominated by high-speed, low-latency connectivity demands.

Design Methodology

Transmission with 8 data bits, no parity, and 1 stop bit is shown in Figure 1. Note that the LSB of the data word is transmitted first.

No clock information is conveyed through the serial line. Before the transmission starts, the transmitter and receiver must agree on a set of parameters in advance, which include the baud rate (i.e., number of bits per second), the number of data bits and stop bits, and use of the parity bit. The commonly used baud rates are 2400,4800, 9600, and 19,200 bauds.

We illustrate the design of the receiving and transmitting subsystems in the following sections. The design is customized for a UART with a 19,200 baud rate, 8 data bits, 1 stop bit, and no parity bit.




Figure 1

UART Receiving Subsystem

Since no clock information is conveyed from the transmitted signal, the receiver can retrieve the data bits only by using the predetermined parameters. We use an *oversampling scheme* to estimate the middle points of transmitted bits and then retrieve them at these points accordingly.

UART Transmitting Subsystem

The organization of a UART transmitting subsystem is similar to that of the receiving subsystem. It consists of a UART transmitter, baud rate generator, and interface circuit.

The interface circuit is like that of the receiving subsystem except that the main system sets the flag FF or writes the FIFO buffer, and the UART transmitter clears the flag FF or reads the FIFO buffer.

The UART transmitter is essentially a shift register that shifts out data bits at a specific rate. The rate can be controlled by one-clock-cycle enabled ticks generated by the baud rate generator. Because no oversampling is involved, the frequency of the ticks is 16 times slower than that of the UART receiver. Instead of introducing a new counter, UART

Transmitter usually shares the baud rate generator of the UART receiver and uses an internal counter to keep track of the number of enable ticks. A bit is shifted out every 16 enable ticks.

The ASMD chart of the UART transmitter is like that of the UART receiver.

After assertion of the tx-start signal, the FSMD loads the data and then gradually progresses through the start, data, and stop states to shift out the corresponding bits.

It signals completion by asserting the tx-done-tick signal for a one clock cycle. A 1-bit buffer, tx-reg, is used to filter out any potential glitch.

Oversampling Procedure

The most used sampling rate is 16 times the baud rate, which means that each serial bit is sampled 16 times. Assume that the communication uses N data bits and M stop bits. The oversampling scheme works as follows:

- 1. Wait until the incoming signal becomes 0, the beginning of the start bit, and then start the sampling tick counter.
- 2. When the counter reaches 7, the incoming signal reaches the middle point of the start bit. Clear the counter to 0 and restart.
- 3. When the counter reaches 15, the incoming signal progresses for one bit and reaches the middle of the first data bit. Retrieve its value, shift it into a register, and restart the counter.
- 4. Repeat step 3 N-1 more times to retrieve the remaining data bits.
- 5. If the optional parity bit is used, repeat step 3 one time to obtain the parity bit.
- 6. Repeat step 3 hf more times to obtain the stop bits.




Figure 2

For more information visit repo

Baud Rate Generator

The baud rate generator generates a sampling signal whose frequency is exactly 16 times the UART's designated baud rate. To avoid creating a new clock domain and violating the synchronous design principle, the sampling signal should function as enable ticks rather than the clock signal to the UART receiver.

UART RX & TX

With an understanding of the oversampling procedure, we can derive the FSM chart accordingly, as shown in **Figure 3**. To accommodate future modification, two constants are used in the description. The DBIT constant indicates the number of data bits, and the SB-TICK constant indicates the number of ticks needed for the stop bits, which is 16, 24, and 32 for 1, 1.5, and 2 stop bits, respectively. DBIT and SB-TICK are assigned to 8 and 16 in this design.

Overall Design




Figure 4




Figure 3

UART Module I/O Table

Signals	Direction	Width	Description
Inputs			
clk	Input	1-bit	System clock.
reset	Input	1-bit	Global reset signal (active-high or active-low, depending on implementation).
rx	Input	1-bit	Serial data input (received bitstream).
rd_uart	Input	1-bit	Read enable signal for the receive FIFO buffer.
wr_uart	Input	1-bit	Write an enable signal for the transmit FIFO buffer.
w_data[7:0]	Input	8-bit	Parallel data to be transmitted (written to the transmit FIFO).
dysr[31:0]	Input	32-bit	Divisors register for baud rate generation (configures clock division ratio).
Outputs			
tx	Output	1-bit	Serial data output (transmitted bitstream).
rx_empty	Output	1-bit	Flag indicating the receive FIFO is empty.
tx_full	Output	1-bit	Flag indicating the transmit FIFO is full.
r_data[7:0]	Output	8-bit	Parallel data read from the receive FIFO.
full	Output	1-bit	General FIFO full flag (may apply to either RX or TX FIFO).
almostempty1	Output	1-bit	Flag indicating the receive FIFO is almost empty (e.g., ≤ 1 word remaining).
almostempty2	Output	1-bit	Flag indicating the transmit FIFO is almost empty.
almostfull1	Output	1-bit	Flag indicating the receive FIFO is almost full (e.g., 1 slot remaining).
almostfull2	Output	1-bit	Flag indicating the transmit FIFO is almost full.
wr_ack1	Output	1-bit	Write acknowledgment for the receive FIFO (successful write).
wr_ack2	Output	1-bit	Write acknowledgment for the transmit FIFO.
overflow1	Output	1-bit	Overflow flag for the receive FIFO (write attempted when full).
overflow2	Output	1-bit	Overflow flag for the transmit FIFO.
underflow1	Output	1-bit	Underflow flag for the receive FIFO (read attempted when empty).
underflow2	Output	1-bit	Underflow flag for the transmit FIFO.

Design Files

Baud Rate Generator

```
module baud rate generator(
    input clk,
    input reset,
    input [31:0] dvsr,
    output reg tick
);
reg [31:0] count;
always @(posedge clk or posedge reset ) begin
    if(reset) begin
        count <= 0;
        tick <= 0;
    end
    else begin
        if(count == dvsr) begin
            count <= 0;
            tick <= ~tick;
        end
        else begin
            count <= count + 1;</pre>
        end
    end
end
endmodule
```

Figure 5

```
module tx(
    input s_tick, clk, reset, tx_start,
    input [7:0] din,
    output reg tx,
    output reg tx done tick
);
localparam IDLE = 2'b00;
localparam START = 2'b01;
localparam DATA = 2'b10;
localparam STOP = 2'b11;
parameter MIDBIT = 8; // Middle of the bit (for 16x oversampling)
reg [1:0] state;
reg [3:0] count; // Counts up to 15 for 16x oversampling
reg [3:0] bit count;
always @(posedge clk or posedge reset) begin
        if (reset) begin
            state <= IDLE;</pre>
            count <= 0;
            bit count <= 0;
            tx_done_tick <= 0;</pre>
            tx <= 1;
            tx done tick <= 0; // Default to 0, pulse only when done
            if (s_tick) begin // Proceed only on baud rate tick
                 case(state)
                     IDLE: begin
                         if (!tx start) begin // Start bit detected
                             state <= START;</pre>
                             count <= 0;
                             bit_count <= 0;
                         end
                    end
                    START: begin
                        if (count == MIDBIT - 1) begin // Sample mid-start bit
                            if (!tx_start) begin // Confirm start bit
                                state <= DATA;</pre>
                                count <= 0;
                                tx <= 0;
                            end else begin // False start, return to IDLE
                                 state <= IDLE;
                            end
                        end else begin
                            count <= count + 1;</pre>
                        end
```

```
DATA: begin
                          if (count == 15) begin // Wait 16 ticks per bit
                               tx <= din[bit_count]; // Capture bit (LSB first)</pre>
                               count <= 0;
                               if (bit_count == 8) begin
                                   state <= STOP;</pre>
                                   tx<=1;
                                   count <= 0;
                               end else begin
                                   bit_count <= bit_count + 1;</pre>
                          end else begin
                               count <= count + 1;</pre>
                          end
                      STOP: begin
                          if (count == 15) begin // Wait 16 ticks per bit
                               state <= IDLE;</pre>
                               tx_done_tick <= 1; // Signal end of transmission</pre>
                          end else begin
                               count <= count + 1;</pre>
                          end
                 endcase
             end
end
```

Figure 6

```
module rx(
    input s_tick, clk, reset, rx,
    output reg [7:0] dout,
    output reg rx_done_tick
);
localparam IDLE = 2'b00;
localparam START = 2'b01;
localparam DATA = 2'b10;
localparam STOP = 2'b11;
parameter MIDBIT = 8; // Middle of the bit (for 16x oversampling)
reg [1:0] state;
reg [7:0] data_reg;
reg [3:0] count; // Counts up to 15 for 16x oversampling
reg [2:0] bit count;
always @(posedge clk or posedge reset) begin
    if (reset) begin
        state <= IDLE;
        count <= 0;
        bit count <= 0;
        rx done tick <= 0;
        dout <= 8'b0;
        data reg <= 8'b0;
    end else begin
        rx done tick <= 0; // Default to 0, pulse only when done
        if (s_tick) begin // Proceed only on baud rate tick
            case(state)
                IDLE: begin
                     if (!rx) begin // Start bit detected
                         state <= START;</pre>
                         count <= 0;
                         bit_count <= 0;
                     end
                end
                 START: begin
                     if (count == MIDBIT - 1) begin // Sample mid-start bit
                         if (!rx) begin // Confirm start bit
                             state <= DATA;
                             count <= 0;
                         end else begin // False start, return to IDLE
                             state <= IDLE;
                         end
                     end else begin
                         count <= count + 1;</pre>
                     end
```

```
DATA: begin
                     if (count == 15) begin // Wait 16 ticks per bit
                          data_reg[bit_count] <= rx; // Capture bit (LSB first)</pre>
                          count <= 0;
                          if (bit_count == 7) begin
                              state <= STOP;</pre>
                          end else begin
                              bit_count <= bit_count + 1;</pre>
                          end
                      end else begin
                          count <= count + 1;</pre>
                      end
                 STOP: begin
                     if (count == 15) begin // Wait for stop bit duration
                          state <= IDLE;
                          dout <= data_reg;</pre>
                          rx_done_tick <= 1; // Pulse done signal</pre>
                     end else begin
                          count <= count + 1;</pre>
                      end
             endcase
        end
end
endmodule
```

Figure 7

FIFO

```
odule FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO WIDTH = 8;
parameter FIFO DEPTH = 8;
input [FIFO WIDTH-1:0] data in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow, underflow;
output full, empty, almostfull, almostempty;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
       wr_ptr <= 0;
       wr_ack <= 0;
       overflow <= 0;
   else if (wr_en && count < FIFO_DEPTH) begin
       mem[wr_ptr] <= data_in;</pre>
       wr_ack <= 1;
       wr_ptr <= wr_ptr + 1;
   else if ({wr_en, rd_en} == 2'b00) begin
   else begin
       wr ack <= 0;
        if (full && wr en&&!rd en)
           overflow <= 1;
           overflow <= 0;
end
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rd_ptr <= 0;
        underflow <= ∅;
    else if (rd_en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
    else if ({wr_en, rd_en} == 2'b00) begin
    else begin
      if (rd_en&&!wr_en&&empty) begin
        underflow <= 1 ;
      end
      else begin
        underflow <= 0 ;
      end
end
```

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
       count <= 0;
       if (({wr_en, rd_en} == 2'b10) && !full)
           count <= count + 1;</pre>
       else if ( ({wr_en, rd_en} == 2'b01) && !empty)
           count <= count - 1;
        else if (({wr_en, rd_en} == 2'b11) && full ) begin
           count <= count - 1;
        end
        else if (({wr_en, rd_en} == 2'b11) && empty ) begin
          count <= count + 1;
       end
        else begin
        end
assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

Figure 8

UART Top

```
module UART(
    input clk, reset, rx, rd_uart, wr_uart,
    input [7:0] w_data,
    input [31:0] dvsr,
   output tx, rx_empty, tx_full,
   output [7:0] r data,
   output full, almostempty1, almostempty2,
   output wr_ack1, wr_ack2, overflow1, overflow2,
   output underflow1, underflow2, almostfull1, almostfull2
);
   // Baud rate generator instantiation
   wire s tick;
   baud rate generator baud gen(
        .clk(clk),
        .reset(reset),
        .dvsr(dvsr),
        .tick(s_tick)
    );
   // Receiver section
   wire [7:0] rx_data_out;
   wire rx done;
   rx receiver(
        .s tick(s tick),
        .clk(clk),
        .reset(reset),
        .rx(rx),
        .dout(rx data out),
        .rx_done_tick(rx_done)
    );
   wire tx_empty;
   wire [7:0] tx data in;
   wire tx done, tx start;
   assign tx start = ~tx empty; // Start when FIFO has data
   tx transmitter(
       .s_tick(s_tick),
       .clk(clk),
       .reset(reset),
       .tx start(tx start),
       .din(tx_data_in),
       .tx(tx),
       .tx done tick(tx done)
```

```
FIFO rx fifo(
        .data_in(rx_data_out),
        .wr_en(rx_done),
        .rd en(rd uart),
        .clk(clk),
        .rst_n(~reset),
        .data_out(r_data),
        .full(full),
        .empty(rx_empty),
        .almostfull(almostfull1),
        .almostempty(almostempty1),
        .wr_ack(wr_ack1),
        .overflow(overflow1),
        .underflow(underflow1)
   FIFO tx fifo(
        .data_in(w_data),
        .wr_en(wr_uart),
        .rd_en(~tx_start),
        .clk(clk),
        .rst_n(~reset),
        .data_out(tx_data_in),
        .full(tx full),
        .empty(tx_empty),
        .almostfull(almostfull2),
        .almostempty(almostempty2),
        .wr_ack(wr_ack2),
        .overflow(overflow2),
        .underflow(underflow2)
endmodule
```

Figure 9

Testbenches

Testbench for test RX, baud rate generator and FIFO

```
module rx tb;
   reg clk;
   reg reset;
   reg [31:0] dvsr;
   wire tick;
   reg rx;
   wire [7:0] dout;
   wire rx done tick;
   logic rd uart;
   logic [7:0]r_data;
   baud_rate_generator brg (
        .clk(clk),
        .reset(reset),
        .dvsr(dvsr),
        .tick(tick)
    );
   // Instantiate the UART receiver
    rx u rx (
        .s tick(tick),
        .clk(clk),
        .reset(reset),
        .rx(rx),
        .dout(dout),
        .rx_done_tick(rx_done_tick)
    );
     FIFO fifo(
        .data_in(dout),
        .wr_en(rx_done_tick),
        .rd en(rd uart), // Read when transmission is done
        .clk(clk),
        .rst n(~reset),
        .full(full),
        .empty(empty),
        .data_out(r_data) You, 20 hours ago • Push
   initial begin
       clk = 0;
       forever #5 clk = ~clk; // 10ns period
   end
   initial begin
       reset = 1;
       #20 reset = 0;
   end
```

```
initial begin
       dvsr = 0; // Set for 115200 baud with 100 MHz clock
       rx = 1; // Idle state
       rd_uart = 0;
       #30;
       rx = 0;
       #320; // Wait for 1 bit duration (16 * 540ns)
       rx = 1; // Bit 0
       #320;
       rx = 0; // Bit 1
       #320;
       rx = 1; // Bit 2
       #320;
       rx = 0; // Bit 3
       #320;
       rx = 0; // Bit 4
       #320;
       rx = 1; // Bit 5
       #320;
       rx = 0; // Bit 6
       #320;
       #320;
       rx = 1;
       #320;
       rd uart = 1;
       #320;
       $display("Received Data: 0x%h", r_data);
       if (dout === 8'hA5)
           $display("Test Passed!");
       else
            $display("Test Failed!");
       $finish;
   end
endmodule
```

Figure 10

Testbench for test TX, baud rate generator and FIFO

```
module tx tb;
   // Parameters
   parameter CLK_PERIOD = 10; // 100 MHz clock
   parameter DVSR = 1;  // Baud rate divisor for 115200 baud (assuming oversampling of 16)
   reg clk, reset;
   reg wr_en;
   reg [7:0] data_in;
   wire tx, tx_done_tick;
   wire full, empty;
   wire [7:0] fifo to tx;
   wire tx start = ~empty; // Start when FIFO has data
   FIFO fifo(
       .data_in(data_in),
       .wr en(wr en),
       .rd en(~tx done tick), // Read when transmission is done
       .clk(clk),
       .rst n(~reset),
       .full(full),
       .empty(empty),
       .data_out(fifo_to_tx)
   );
   wire s tick;
   baud_rate_generator brg(
       .clk(clk),
       .reset(reset),
       .tick(s_tick),
       .dvsr(DVSR)
   );
   // UART Transmitter
   tx uart_tx(
       .s tick(s tick),
       .clk(clk),
       .reset(reset),
       .tx start(tx start),
       .din(fifo to tx),
       .tx(tx),
       .tx done tick(tx done tick)
   );
```

```
always begin
       clk = 0;
       #(CLK_PERIOD/2);
       clk = 1;
       #(CLK_PERIOD/2);
   end
   initial begin
       reset = 1;
       wr_en = 0;
       data in = 8'h00;
       #100;
       reset = 0;
       #100;
       // Send a single byte (0xA5)
       $display("Sending 0xA5");
       write_to_fifo(8'hA5);
       #100;
       #5000;
       $display("Test complete");
       $finish;
   end
   task write_to_fifo(input [7:0] data);
            @(negedge clk);
            wr en = 1;
            data in = data;
            @(negedge clk);
            wr en = 0;
   endtask
   // Task to wait for transmission
   task wait for transfer;
            wait(tx_done_tick);
            #100;
       end
   endtask
   initial begin
        $monitor("Time: %t | TX: %b | Data Sent: 0x%h | FIFO: %s",
                 $time, tx, fifo to tx, empty ? "Empty" : "Active");
   end
endmodule
```

Testbench for test UART AS RX

```
module uart_as_rx_tb;
    reg clk;
    reg reset;
    reg [31:0] dvsr;
    reg rx;
    logic rd_uart,full,rx_empty;
    logic [7:0]r_data;
    UART DUT(
        .clk(clk),
        .reset(reset),
        .rx(rx),
        .tx(),
        .rd_uart(rd_uart),
        .r_data(r_data),
        .wr_uart(),
        .dvsr(dvsr),
        .rx_empty(rx_empty),
        .tx_full(),
        .full(full),
        .w_data()
    );
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // 10ns period
    // Apply reset
    initial begin
        reset = 1;
        #20 reset = 0;
```

```
// Stimulus: Send data 0xA5 via UART
    initial begin
        dvsr = 0; // Set for 115200 baud with 100 MHz clock
        rx = 1; // Idle state
        rd_uart = 0;
        #30;
        rx = 0;
        #320; // Wait for 1 bit duration (16 * 540ns)
        rx = 1; // Bit 0
        #320;
        rx = 0; // Bit 1
        #320;
        rx = 1; // Bit 2
        #320;
        rx = 0; // Bit 3
        #320;
        rx = 0; // Bit 4
        #320;
        rx = 1; // Bit 5
        #320;
        rx = 0; // Bit 6
        #320;
        rx = 1; // Bit 7
        #320;
        rx = 1;
        #320;
        rd uart = 1;
        #320;
        $display("Received Data: 0x%h", r_data);
        if (r data === 8'hA5)
            $display("Test Passed!");
        else
            $display("Test Failed!");
        $finish;
    end
endmodule
```

Figure 12

DO File

Figure 13

Results

Waveform1

Receiving 10100101




Figure14

Waveform2

Transmit 10100101




Figure15

Waveform3

Receiving 10100101




Figure16

VIVADO




figure 17




Figure 18




Figure 19

Design Timing Summary

Setup	Hold		Pulse Width	
Worst Negative Slack (WNS): 4.888	ns Worst Hold Slack (WHS):	0.165 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS): 0.000	ns Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints: 269	Total Number of Endpoints:	269	Total Number of Endpoints:	163

All user specified timing constraints are met.

Figure 20

derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:

Design Power Budget:

Not Specified

Nower Budget Margin:

N/A

Junction Temperature:

25.3°C

Thermal Margin:

74.7°C (14.9 W)

Effective &JA:

5.0°C/W

Low

Power supplied to off-chip devices: 0 W

Confidence level:

Power analysis from Implemented netlist. Activity



Figure 21

Name 1	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Bonded IOB (106)	BUFGCTRL (32)
✓ N UART	144	162	8	65	144	77	59	1
I baud_gen (baud_rate	44	33	0	12	44	33	0	0
receiver (rx)	30	26	0	18	30	9	0	0
x_fifo (FIFO)	41	85	8	27	41	18	0	0
▼ transmitter (tx)	18	11	0	6	18	10	0	0
tx_fifo (FIFO_0)	11	7	0	6	11	5	0	0

Figure 22

Figure 23

References

FPGA Prototyping by Verilog Examples.	By Pong P. Chu 2008 J	ohn Wiley & Sons, Inc