FIFO Verification

Using SV and UVM

Mahmoud Ghamry

Table of Contents

Introduction	on		1
Architectu	re		2
Verification Flow			4
Verification plan			5
Design			6
Bugs			7
Verification	n Files		8
	Design After Edit		8
	FIFO Interface	1	.0
	FIFO Assertion	1	.0
	FIFO Top	1	.1
	FIFO Sequencer	1	.1
	FIFO Environment	1	.2
	FIFO Sequences	1	.3
	FIFO Sequence item	1	9
	FIFO Agent	2	20
	FIFO Monitor	2	21
	FIFO Driver	2	2
	FIFO Test	2	23
	FIFO Configuration	2	24
	FIFO Coverage	2	25
	FIFO Scoreboard	2	26
	DO FILE – Source file	3	0
Result		3	1

1.Introduction

In modern digital systems, the First-In-First-Out (FIFO) buffer plays a crucial role in managing data flow between components operating at different speeds. Verifying the functionality, reliability, and performance of a FIFO design is essential to ensure data integrity and seamless communication within these systems. To achieve a robust verification process, the Universal Verification Methodology (UVM) is employed due to its modular and reusable testbench structure.

This report focuses on the verification of a FIFO design using UVM. The primary objective of this project was to create a scalable and reusable test environment to validate the FIFO's functionality under various conditions, including boundary cases and stress scenarios. The verification environment was built with components such as UVM agents, sequences, scoreboards, and coverage analysis to ensure comprehensive functional verification.

This project aims to achieve the following objectives:

- Comprehensive Functional Testing: Validate the FIFO's correct behavior, including handling of read and write operations, data storage, and retrieval, as well as its response to full and empty conditions.
- Coverage-Driven Verification: Measure and analyze the functional coverage to identify gaps in the test scenarios and to ensure that all critical cases are addressed.
- Scalability and Reusability: Design the testbench components to be modular and reusable for other projects or variations of the FIFO design, adhering to best practices in UVM-based verification.

2. Architecture

The architecture of the FIFO UVM verification environment is designed to ensure maximum test coverage and modularity. It consists of the following key components:

Testbench Hierarchy

- Environment (env): The UVM environment serves as the top-level component that
 integrates the UVM agents, scoreboard, and coverage monitors. It orchestrates the
 communication between different components to ensure proper data flow and
 verification checks.
- UVM Agent: The UVM agent encapsulates the driver, sequencer, and monitor. It acts as
 an interface between the testbench and the Device Under Test (DUT), generating stimuli
 and collecting responses.
 - Driver: The driver converts the transaction-level sequences into pin-level signal activities, driving the input signals to the FIFO.
 - Sequencer: The sequencer controls the sequence of transactions that are sent to the driver. It plays a vital role in defining the order of data sent to the FIFO, ensuring the proper stimulus for each test scenario.
 - Monitor: The monitor observes the signal activities and extracts transaction-level data from the DUT's outputs, which are then sent to the scoreboard for comparison.

Scoreboard

The scoreboard is used to verify the functional correctness of the FIFO design by comparing the actual output data from the DUT with the expected data. It leverages a reference model to generate the expected values and highlights any discrepancies between the actual and predicted behavior. This ensures that the FIFO design operates as intended under all test conditions.

Coverage Collection

Functional coverage is a critical component in the verification process to measure the extent to which the FIFO's functionalities have been exercised by the test cases. Covergroups are used to track different scenarios such as:


- FIFO Full: Verifies that the FIFO correctly indicates when it reaches its maximum capacity.
- FIFO Empty: Checks that the FIFO accurately signals when all data has been read out.

- Almost Full: Tests the FIFO's behavior when it is nearly full, ensuring that control logic is triggered before overflow occurs.
- Almost Empty: Assesses the FIFO's state when it is almost empty, verifying proper signals before it reaches an empty condition.
- Write Acknowledge (wr_Ack): Confirms that the FIFO acknowledges write operations appropriately, even under high data input rates.


Test Scenarios

The verification environment includes a variety of directed and random test scenarios designed to validate the FIFO's behavior under normal and edge cases. Some of the specific test sequences include:

- Reset Sequence: Verifies that the FIFO properly initializes and resets all internal states upon receiving a reset signal.
- Write-Only Sequence: Tests the FIFO by performing multiple write operations without reading, observing how the FIFO handles data overflow conditions.
- Read-Only Sequence: Evaluates the FIFO's behavior when only read operations are performed, ensuring correct data output and proper handling of underflow conditions.
- Write and Read Sequence: Simulates simultaneous read and write operations to test the FIFO's capability to handle continuous data flow in both directions.
- Random Sequence: Uses randomization to generate unpredictable read and write .



3. Verification Flow



4. Verification Plan

	Description	Stimulus Generation	Functional Coverage	Functionality Check	Assertion
FIFO_1	When the reset is asserted, the output value not Directed at the start of the simulation then change and empty flag is high that drive the reset to off most the simulation.	Directed at the start of the simulation then randomzied with constraint uisng sequence reset that drive the reset to off most the simulation time		A checker in the scoreboard to make sure the output is correct and concurrent assertion to check the empty	(@(posedge clk) (!count) -> (empty==1))
FFO_2	when the write and read asserted and the fifo is empty, the write is higher priority so the output value for almostempty is high	Randomization under constraint on the write enable to be high randomized using sequence write from the simulation time	cover all values of flags	A checker in the scoreboard to make sure the output is correct and concurrent assertion to check the almostempty	(@(posedge clk) (count==1) -> (almostemptj==1))
FIFO_3	when the write and read asserted and the fifo is not empty nor full so the output value make the two order in the same time	Randomization under constraint on the write enable to be high randomized using sequence write and read enable from the simulation time	cover all values of flags	A checker in the scoreboard to make sure the output is correct	
FIFO_4	when the write and read asserted and the fifo is Randomization under constraint on the write full, the read is higher priority so the output value enable to be high randomized using sequence for almostfull is high	Randomization under constraint on the write enable to be high randomized using sequence write and read enable from the simulation time	cover all values of flags	A checker in the scoreboard to make sure the output is correct and concurrent assertion to check the almostfull	(@(posedge dk) (count == FIFO_DEPTH-1) -> (almostfull==1))
FIFO_5	when the write is high and read is low and the fifto is full, so the output value for overflow is high enable to be high randomized from using sequence read only the simulation time	Randomization under constraint on the write enable to be high randomized from using sequence read only the simulation time	cover all values of flags	A checker in the scoreboard to make sure the output is correct and concurrent assertion to check the overflow	(@(posedge clk) disable iff(!rst_n)(full && wr_en && !rd_en) => overflow == 1)
FIFO_6	when the write is low and read is high and the fifo is full , so the output value for underflow is high	Randomization under constraint on the write enable to be high randomized using random sequence from the simulation time	cover all values of flags	A checker in the scoreboard to make sure the output is correct and concurrent assertion to check the underflow	(==n8∅) (=>underflow==1) (rd_en&&m_en&∅)
FIFO_7	Random	Using radom sequence	cover all values of flags	A checker in the scoreboard	(@(posedge clk) (count == FIFO_DEPTH) -> (full==1))
FIFO_8	Random and the wr_Ack is low when it is full	Using radom sequence	cover all values of flags	A checker in the scoreboard	(@(posedge clk)disable iff(irst_n (iwr_en&&ird_en)) (full => iwr_ack))

5.Design

assign empty = (count == 0)? 1 : 0;

endmodule

assign underflow = (empty && rd_en)? 1 : 0; assign almostfull = (count == FIFO DEPTH-2)? 1 : 0;

assign almostempty = (count == 1)? 1 : 0;

```
<mark>odule</mark> FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
input [FIFO_WIDTH-1:0] data_in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow;
output full, empty, almostfull, almostempty, underflow;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max fifo addr:0] count;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_ptr <= 0;
    else if (wr_en && count < FIFO_DEPTH) begin
        mem[wr_ptr] <= data_in;</pre>
        wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
        wr_ack <= 0;
        if (full & wr_en)
            overflow <= 1;
            overflow <= 0;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rd ptr <= 0;
    else if (rd en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
        rd ptr <= rd ptr + 1;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
        if (({wr_en, rd_en} == 2'b10) && !full)
            count <= count + 1;</pre>
        else if ( ({wr_en, rd_en} == 2'b01) && !empty)
            count <= count - 1;</pre>
assign full = (count == FIFO DEPTH)? 1 : 0;
```

6.Bugs

- The underflow flag should be registered.
- Reset the flags (empty almostempty wr ack full alomstfull).
- Add cases.
 - If the wr_en , rd_en and empty is high so the write is the higher priority and counter decreases .
 - If the wr_en , rd_en and full is high so the Read is the higher priority and counter increases .
 - If the wr_en and rd_en is high and not full nor empty so the two cases run together but the counter not changed.
 - If the wr_en and rd_en is low so everything not changed.
- The almostfull must be high if the FIFO need one input to be high
 So I edit it
- Edit underflow, overflow and count

7. Verification Files

7.1 Design After Edit

```
module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
input [FIFO_WIDTH-1:0] data_in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow, underflow;
output full, empty, almostfull, almostempty;
localparam max fifo addr = $clog2(FIFO DEPTH);
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
always @(posedge clk or negedge rst_n) begin
    if (!rst n) begin
        wr ptr <= 0;
        wr ack <= 0;
        overflow <= 0;
    else if (wr en && count < FIFO DEPTH) begin
        mem[wr_ptr] <= data_in;</pre>
        wr ack <= 1;
        wr_ptr <= wr_ptr + 1;
    else if ({wr_en, rd_en} == 2'b00) begin
    end
    else begin
        wr_ack <= 0;
        if (full && wr en&&!rd en)
            overflow <= 1;
            overflow <= 0;
always @(posedge clk or negedge rst_n) begin
    if (!rst n) begin
        rd ptr <= 0;
        underflow <= ∅;
    else if (rd en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
        rd ptr <= rd ptr + 1;
    else if ({wr_en, rd_en} == 2'b00) begin
    else begin
      if (rd en&&!wr en&&empty) begin
        underflow <= 1;
        underflow <= 0 ;
    end
```

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
    end
    else begin

        if ( ({wr_en, rd_en} == 2'b10) && !full)
            count <= count + 1;
        else if ( ({wr_en, rd_en} == 2'b01) && !empty)
            count <= count - 1;
        else if (({wr_en, rd_en} == 2'b11) && full ) begin
            count <= count - 1;
        end
        else if (({wr_en, rd_en} == 2'b11) && empty ) begin
            count <= count + 1;
        end
        else begin
        end
        else begin
        end
end</pre>
```

```
assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

7.2 FIFO Interface

```
interface FIFO_if(clk);
input clk;
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
endinterface
```

7.3 FIFO Assertion

```
module FIFO sva (
        input logic clk,
        input logic rst n,
       input logic wr en,
        input logic wr ack,
        input logic rd_en,
        input logic full,
       input logic almostfull,
       input logic almostempty,
       input logic empty,
       input logic overflow,
       input logic underflow,
        logic [3:0] count
 parameter FIFO DEPTH = 8;
Almostempty:assert property (@(posedge clk) (count==1) |-> (almostempty==1));
Almostfull:assert property (@(posedge clk) (count == FIFO_DEPTH-1) |-> (almostfull==1));
Almostfull:assert property (@(posedge clk) (count == FIFO_DEPTH-1) |-> (almostfull:assert property (@(posedge clk) (!count ) |-> (empty==1));

Full:assert property (@(posedge clk) (count == FIFO_DEPTH) |-> (full==1));

Overflow:assert property (@(posedge clk) disable iff(!rst_n)(full && wr_en
                                roperty (@(posedge clk) disable iff(!rst_n)(full && wr_en && !rd_en) |=> overflow == 1);
property (@(posedge clk)disable iff(!rst_n) (rd_en&&!wr_en&&empty) |=>underflow==1);
Underflow:assert property (@(posedge clk)disable iff(!rst_n) (rd_en&&!wr_en&&empty) |=>underflow=
Wr_Ack:assert property(@(posedge clk)disable iff(!rst_n ||(!wr_en&&!rd_en)) (full |=> !wr_ack));
 endmodule
```

7.4 FIFO TOP

```
import FIFO test::*;
import uvm pkg::*;
`include "uvm macros.svh"
module FIFO_top();
   bit clk;
   initial begin
       forever begin
            #1 clk =~clk;
   end
    FIFO if vif(clk);
    FIFO DUT(vif.data in, vif.wr en, vif.rd en, clk, vif.rst n,
    vif.full, vif.empty, vif.almostfull, vif.almostempty,
     vif.wr ack, vif.overflow, vif.underflow, vif.data out);
    bind FIFO FIFO sva FIFO sva inst(clk,vif.rst n,vif.wr en,vif.wr ack,vif.rd en
    ,vif.full,vif.almostfull,vif.almostempty,vif.empty,vif.overflow,vif.underflow,DUT.count);
    initial begin
       uvm_config_db#(virtual FIFO_if )::set(null,"uvm_test_top","FIFO_SET",vif);
       run_test("FIFO_test");
    end
endmodule
```

7.5 FIFO Sequencer

```
package FIFO_sequencer;
import uvm_pkg::*;
import FIFO_sequence_item::*;
include "uvm_macros.svh"

class FIFO_sequencer extends uvm_sequencer#(FIFO_sequence_item);
ivvm_component_utils(FIFO_sequencer)

function new(string name = "FIFO_sequencer",uvm_component parent = null );
    super.new(name,parent);
    endfunction
endclass
endpackage
```

7.6 FIFO Environment

```
package FIFO env;
import uvm pkg::*;
import FIFO agent::*;
import FIFO coverage::*;
import FIFO scoreboard::*;
`include "uvm macros.svh"
class FIFO env extends uvm env;
    `uvm component utils(FIFO env)
    FIFO agent agt;
    FIFO coverage cov;
   FIFO scoreboard sb;
   function new(string name ="FIFO env",uvm component parent = null);
        super.new(name.parent);
    endfunction
   function void build phase(uvm phase phase);
        super.build phase(phase);
       agt=FIFO agent::type id::create("agt",this);
        cov=FIFO coverage::type id::create("cov",this);
        sb=FIFO scoreboard::type id::create("sb",this);
    endfunction
   function void connect phase(uvm phase phase);
        super.connect_phase(phase);
       agt.agt ap.connect(cov.cov export);
        agt.agt ap.connect(sb.sb export);
    endfunction
endclass
endpackage
```

7.7 FIFO Sequences

7.7.1 RESET

```
package FIFO_sequence_reset;
import uvm pkg::*;
import FIFO sequence item::*;
include "uvm macros.svh"
class FIFO sequence reset extends uvm sequence#(FIFO sequence item);
    `uvm_object_utils(FIFO_sequence_reset)
   FIFO sequence item sqr item;
   function new(string name = "FIFO sequence reset");
        super.new(name);
   endfunction
    task body;
       repeat(15)begin
        sqr item = FIFO sequence item::type id::create("sqr item");
        sqr_item.constraint_mode(0);
        sqr item.assert reset.constraint mode(1);
        start item(sqr item);
        assert(sqr_item.randomize());
        finish item(sqr item);
   endtask
endclass
endpackage
```

7.7.2 Write Only

```
package FIFO sequence write enable;
import uvm pkg::*;
import FIFO_sequence_item::*;
`include "uvm_macros.svh"
class FIFO sequence write enable extends uvm sequence#(FIFO sequence item);
    `uvm object utils(FIFO sequence write enable)
    FIFO sequence item sqr item;
    function new(string name = "FIFO sequence write enable");
        super.new(name);
    endfunction
    task body;
       repeat(10)begin
        sqr item = FIFO sequence item::type id::create("sqr item");
        sqr item.constraint mode(0);
        sqr item.write enable.constraint mode(1);
        sqr item.assert reset.constraint mode(1);
        start item(sqr item);
        assert(sqr_item.randomize());
        finish_item(sqr_item);
       end
    endtask
endclass
endpackage
```

7.7.3 Read Only

```
package FIFO sequence read enable;
import uvm pkg::*;
import FIFO sequence item::*;
`include "uvm macros.svh"
class FIFO sequence read enable extends uvm sequence#(FIFO sequence item);
    `uvm object utils(FIFO sequence read enable)
    FIFO sequence item sqr item;
    function new(string name = "FIFO sequence read enable");
        super.new(name);
    endfunction
    task body;
       repeat(10)begin
        sqr item = FIFO sequence item::type id::create("sqr item");
        sqr item.constraint mode(0);
        sqr_item.read enable.constraint mode(1);
        sqr item.assert reset.constraint mode(1);
       start item(sqr item);
        assert(sqr item.randomize());
       finish item(sqr item);
       end
    endtask
endclass
endpackage
```

7.7.4 Read and Write Enable

```
package FIFO sequence write read enable;
import uvm_pkg::*;
import FIFO sequence item::*;
`include "uvm macros.svh"
class FIFO_sequence_write_read_enable extends uvm_sequence#(FIFO_sequence_item);
    `uvm_object_utils(FIFO_sequence_write_read_enable)
   FIFO sequence item sqr item;
    function new(string name = "FIFO sequence write read enable");
        super.new(name);
   endfunction
    task body;
       repeat(10)begin
        sqr_item = FIFO_sequence_item::type_id::create("sqr_item");
        sqr item.constraint mode(0);
        sqr_item.write_read_enable.constraint_mode(1);
        sqr_item.assert_reset.constraint_mode(1);
        start item(sqr item);
        assert(sqr item.randomize());
       finish_item(sqr_item);
       end
endclass
endpackage
```

7.7.5 Write and Read Disable

```
package FIFO sequence write read unable;
import uvm pkg::*;
import FIFO sequence item::*;
`include "uvm macros.svh"
class FIFO sequence write read unable extends uvm sequence#(FIFO sequence item);
    `uvm object utils(FIFO sequence write read unable)
    FIFO sequence item sqr item;
    function new(string name = "FIFO sequence write read unable");
        super.new(name);
    endfunction
    task body;
       repeat(10)begin
        sqr_item = FIFO sequence_item::type id::create("sqr_item");
        sqr item.constraint mode(0);
        sqr item.write read unable.constraint mode(1);
        sqr_item.assert_reset.constraint_mode(1);
        start item(sqr item);
        assert(sqr item.randomize());
        finish_item(sqr_item);
       end
    endtask
endclass
endpackage
```

7.7.6 Random

```
package FIFO_sequence_random;
import uvm pkg::*;
import FIFO sequence item::*;
`include "uvm macros.svh"
class FIFO sequence_random extends uvm_sequence#(FIFO_sequence_item);
    `uvm object utils(FIFO sequence random)
    FIFO_sequence_item sqr_item;
   function new(string name = "FIFO_sequence_random");
        super.new(name);
   endfunction
    task body;
       repeat(2500)begin
        sqr_item = FIFO_sequence_item::type_id::create("sqr_item");
        sqr item.constraint mode(0);
        sqr_item.assert_reset.constraint_mode(1);
        start_item(sqr_item);
        assert(sqr item.randomize());
        finish item(sqr item);
       end
   endtask
endclass
endpackage
```

7.8 FIFO Sequence item

```
package FIFO sequence item;
import uvm_pkg::*;
`include "uvm macros.svh"
class FIFO sequence item extends uvm sequence item;
`uvm_object_utils(FIFO_sequence_item)
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
rand logic [FIFO_WIDTH-1:0] data_in;
rand logic rst n, wr en, rd en;
logic [FIFO WIDTH-1:0] data out;
logic wr ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
    function new(string name = "FIFO_sequence_item");
        super.new(name);
    endfunction
    constraint assert reset{
        rst_n dist{0:=5,1:=95};
    constraint write enable{
        wr_en dist{1:=100,0:=0};
        rd en dist{1:=0,0:=100};
    constraint read enable{
        wr en dist{1:=0,0:=100};
        rd en dist{1:=100,0:=0};
```

```
constraint write_read_enable{
    wr_en dist{1:=100,0:=0};
    rd_en dist{1:=100,0:=0};
}

constraint write_read_unable{
    wr_en dist{0:=100,1:=0};
    rd_en dist{0:=100,1:=0};
}

endclass
endpackage
```

7.9 FIFO Agent

```
package FIFO_agent;
import uvm pkg::*;
import FIFO driver::*;
import FIFO sequencer::*;
import FIFO config::*;
import FIFO monitor::*;
import FIFO sequence item::*;
`include "uvm macros.svh"
class FIFO agent extends uvm agent;
`uvm component utils(FIFO agent)
   FIFO driver driver;
   FIFO sequencer sqr;
   FIFO_config cfg;
    FIFO monitor mon;
    uvm analysis port#(FIFO sequence item)agt ap;
    function new(string name = "FIFO agent", uvm component parent = null);
        super.new(name,parent);
    endfunction
    function void build phase(uvm phase phase);
        super.build phase(phase);
        if(!uvm config db#( FIFO config)::get(this,"","CFG",cfg))
            `uvm_fatal("build phase", "Test unable to get the virtual interface of the FIFO");
        driver = FIFO driver::type id::create("driver",this);
        sqr = FIFO sequencer::type id::create("sqr",this);
        mon = FIFO monitor::type id::create("mon",this);
        agt_ap=new("agt_ap",this);
    endfunction
    function void connect phase(uvm phase phase);
    super.connect phase(phase);
        driver.FIFO vif = cfg.FIFO vif;
        mon.FIFO vif = cfg.FIFO vif;
        driver.seq_item_port.connect(sqr.seq_item_export);
        mon.mon ap.connect(agt ap);
    endfunction
endclass
endpackage
```

7.10 FIFO Monitor

```
package FIFO monitor;
import uvm pkg::*;
import FIFO config::*;
import FIFO sequence item::*;
`include "uvm macros.svh"
class FIFO monitor extends uvm monitor;
    `uvm_component_utils(FIFO_monitor)
   virtual FIFO if FIFO vif;
   FIFO sequence item seq item;
   uvm analysis port#(FIFO sequence item)mon ap;
    function new(string name = "FIFO monitor", uvm component parent =null);
        super.new(name,parent);
   endfunction
    function void build phase(uvm phase phase);
        super.build phase(phase);
        mon ap=new("mon ap",this);
    endfunction
    task run phase (uvm phase phase);
        super.run phase(phase);
        forever begin
            seq_item=FIFO_sequence_item::type_id::create("seq_item");
           seq item.rst n= FIFO vif.rst n;
           seq item.wr en=FIFO vif.wr en;
           seq item.rd en=FIFO vif.rd en;
```

```
seq item.data in=FIFO vif.data in;
            seq item.data out=FIFO vif.data out;
            seq item.wr ack=FIFO vif.wr ack;
            seq item.full=FIFO vif.full;
            seq item.almostfull=FIFO vif.almostfull;
            seq item.empty=FIFO vif.empty;
            seq item.almostempty=FIFO vif.almostempty;
            seq item.underflow=FIFO vif.underflow;
            seq item.overflow=FIFO vif.overflow;
            @(negedge FIFO vif.clk);
            mon ap.write(seq item);
        end
    endtask : run_phase
endclass
endpackage
                                                                                        21
```

7.11 FIFO Driver

```
package FIFO_driver;
import uvm pkg::*;
import FIFO config::*;
import FIFO sequence item::*;
`include "uvm macros.svh"
class FIFO_driver extends uvm_driver#(FIFO_sequence_item);
    `uvm component utils(FIFO driver)
    virtual FIFO if FIFO vif;
    FIFO sequence item seq item;
    function new(string name = "FIFO driver", uvm component parent =null);
        super.new(name,parent);
    endfunction
    task run phase (uvm phase phase);
        super.run phase(phase);
        forever begin
            seq item=FIFO sequence item::type id::create("seq item");
            seq_item_port.get next item(seq item);
            FIFO vif.rst n=seq item.rst n;
            FIFO vif.wr en=seq item.wr en;
            FIFO vif.rd en=seq item.rd en;
            FIFO_vif.data_in=$random;
            @(negedge FIFO vif.clk);
            seq item port.item done();
        end
    endtask : run phase
endclass
endpackage
```

7.12 FIFO Test

```
package FIFO_test;
import FIFO env::*;
import uvm pkg::*;
import FIFO config::*;
import FIFO_sequence_write_enable::*;
import FIFO_sequence_read_enable::*;
import FIFO sequence write read enable::*;
import FIFO sequence write read unable::*;
import FIFO sequence reset::*;
import FIFO sequence random::*;
`include "uvm macros.svh"
class FIFO test extends uvm test;
    `uvm component utils(FIFO test)
    FIFO env env;
    FIFO config cfg;
    FIFO sequence reset sqr reset;
    FIFO sequence write enable sqr write;
    FIFO sequence read enable sqr read;
    FIFO_sequence_write_read_enable sqr_write_read;
    FIFO_sequence_write_read_unable sqr wr rd unable;
    FIFO sequence random sqr random;
    function new(string name ="FIFO test",uvm component parent = null);
        super.new(name,parent);
    function void build phase(uvm phase phase);
        super.build_phase(phase);
        env = FIFO env::type id::create("env",this);
        cfg = FIFO_config::type_id::create("cfg",this);
        sqr_reset=FIFO_sequence_reset::type_id::create("sqr_reset");
        sqr_write=FIFO sequence write enable::type_id::create("sqr_write");
        sqr read=FIFO sequence read enable::type id::create("sqr read");
        sqr write read=FIFO sequence write read enable::type id::create("sqr write read");
        sqr wr rd unable=FIFO sequence write read unable::type id::create("sqr wr rd unable");
        sqr random=FIFO sequence random::type id::create("sqr random");
        if(!uvm_config_db#(virtual FIFO_if)::get(this,"","FIFO_SET",cfg.FIFO_vif))
   `uvm_fatal("build phase","Test unable to get the virtual interface of the FIFO");
        uvm_config_db#(FIFO_config)::set(this,"*","CFG",cfg);
```

```
endfunction
    task run phase (uvm phase phase);
        super.run_phase(phase);
        phase.raise objection(this);
        `uvm_info("run_phase","Assert reset.",UVM_MEDIUM)
        sqr_reset.start(env.agt.sqr);
        `uvm_info("run_phase","Start write only.",UVM_MEDIUM)
        sqr_write.start(env.agt.sqr);
        `uvm_info("run_phase","Start read only.",UVM_MEDIUM)
        sqr_read.start(env.agt.sqr);
        `uvm_info("run_phase","Start write and read.",UVM_MEDIUM)
        sqr write read.start(env.agt.sqr);
        `uvm_info("run_phase","Start unable write and read.",UVM_MEDIUM)
        sqr_wr_rd_unable.start(env.agt.sqr);
        `uvm_info("run_phase","Start random.",UVM MEDIUM)
        sqr random.start(env.agt.sqr);
        `uvm_info("run_phase","END.",UVM_MEDIUM)
        phase.drop_objection(this);
   endtask: run phase
endclass
endpackage
```

7.13 FIFO Configuration

```
package FIFO_config;
import uvm_pkg::*;
include "uvm_macros.svh"

class FIFO_config extends uvm_object;
    `uvm_object_utils(FIFO_config)
    virtual FIFO_if FIFO_vif;
    function new(string name = "FIFO_config");
        super.new(name);
    endfunction
endclass
endpackage
```

7.14 FIFO Coverage

```
package FIFO coverage;
import uvm pkg::*;
import FIFO sequence item::*;
include "uvm macros.svh"
class FIFO coverage extends uvm component;
`uvm component utils(FIFO coverage)
uvm analysis export #(FIFO sequence item)cov export;
uvm_tlm_analysis_fifo #(FIFO_sequence_item)cov_fifo;
FIFO_sequence_item sqr_item_cov;
covergroup g1;
                   coverpoint sqr_item_cov.wr_en;
       write:
       read:
                   coverpoint sqr_item_cov.rd_en;
       write ack: coverpoint sqr item cov.wr ack;
       OVERFFLOW: coverpoint sqr_item_cov.overflow;
       UNDERFLOW: coverpoint sqr item cov.underflow;
                   coverpoint sqr_item_cov.full;
       EMPTY:
                    coverpoint sqr_item_cov.empty;
       Almost_empty:coverpoint sqr_item_cov.almostempty;
       Almost full:coverpoint sqr item cov.almostfull;
       crossofwriteack : cross write,read,write ack{
            ignore bins rd = binsof(write)intersect{0}&&binsof(read)intersect{1}&&binsof(write ack)intersect{1};}
                       : cross write, read, FULL{
       crossoffull
            ignore bins rd_full = binsof(write)intersect{0}&&binsof(read)intersect{1}&&binsof(FULL)intersect{1};
            ignore_bins wr_rd_full = binsof(write)intersect{1}&&binsof(read)intersect{1}&&binsof(FULL)intersect{1};}
                        : cross write, read, EMPTY{
            ignore bins wr empty = binsof(write)intersect{1}&&binsof(read)intersect{0}&&binsof(EMPTY)intersect{1};
            ignore_bins_w_r_empty = binsof(write)intersect{1}&&binsof(read)intersect{1}&&binsof(EMPTY)intersect{1};}
                            : cross write, read, OVERFFLOW{
            ignore_bins rd_overflow = binsof(write)intersect{0}&&binsof(read)intersect{1}&&binsof(OVERFFLOW)intersect{1};
            ignore bins w r overflow = binsof(write)intersect{1}&&binsof(read)intersect{1}&&binsof(OVERFFLOW)intersect{1};}
                            : cross write, read, UNDERFLOW{
            ignore bins wr underflow = binsof(write)intersect{1}&&binsof(read)intersect{0}&&binsof(UNDERFLOW)intersect{1};
            ignore_bins wr_rd_underflow = binsof(write)intersect{1}&&binsof(read)intersect{1}&&binsof(UNDERFLOW)intersect{1};}
       crossofAlmost_empty
                              : cross write, read, Almost empty;
       crossofAlmost full
                              : cross write,read,Almost_full;
endgroup
    function new(string name = "FIFO_coverage",uvm_component parent = null);
        super.new(name,parent);
        g1=new();
    function void build phase(uvm phase phase);
        super.build_phase(phase);
        cov_export = new("cov_export",this);
        cov_fifo = new("cov_fifo",this);
    function void connect_phase (uvm_phase phase);
        super.connect phase(phase);
        cov_export.connect(cov_fifo.analysis_export);
    task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin
            cov fifo.get(sqr item cov);
            g1.sample();
endpackage
```

7.15 FIFO Scoreboard

```
package FIFO scoreboard;
import uvm pkg::*;
import FIFO sequence item::*;
`include "uvm_macros.svh"
class FIFO scoreboard extends uvm scoreboard;
`uvm component utils(FIFO scoreboard)
uvm analysis export#(FIFO sequence item)sb export;
uvm_tlm_analysis_fifo#(FIFO_sequence_item)sb_fifo;
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    logic [FIFO_WIDTH-1:0] data_out_ref;
    logic wr_ack_ref, overflow_ref,full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    localparam max fifo addr = $clog2(FIFO DEPTH);
    logic [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
    logic [max fifo addr-1:0] wr ptr ref, rd ptr ref;
    logic [max fifo addr:0] count ref;
    FIFO sequence item sqr item;
    int correct count = 0;
    int error count = 0;
    function new(string name ="FIFO scoreboard" , uvm component parent = null );
        super.new(name,parent);
    endfunction
    function void build phase(uvm phase phase);
        super.build_phase(phase);
        sb_export=new("sb_export",this);
        sb fifo = new("sb fifo",this);
    endfunction
 function void connect phase (uvm phase phase);
     super.connect phase(phase);
     sb export.connect(sb fifo.analysis export);
endfunction
 task run phase(uvm phase phase);
 super.run phase(phase);
 forever begin
     sb fifo.get(sqr_item);
     reference model(sqr item);
```

```
if ( (data out ref != sqr item.data out)||
        (wr_ack_ref != sqr_item.wr_ack) ||
        (overflow_ref != sqr_item.overflow) ||
        (underflow ref != sqr_item.underflow) ||
        (full ref != sqr item.full) ||
        (empty_ref != sqr_item.empty) ||
        (almostempty_ref != sqr_item.almostempty) ||
        (almostfull ref != sqr item.almostfull)) begin
        error_count = error_count + 1;
        $display("ERROR DETECTED!!!");
        $display("Expected values: ");
        $display(" wr ack
                                  = %0b |
                                          Received: %0b", wr_ack_ref, sqr_item.wr_ack);
        $display(" overflow
                                  = %0b | Received: %0b", overflow ref, sqr item.overflow);
        $display(" underflow
                                  = %0b | Received: %0b", underflow ref, sqr item.underflow);
        $display(" full
                                  = %0b | Received: %0b", full_ref, sqr_item.full);
        $display(" empty
                                  = %0b | Received: %0b", empty ref, sqr item.empty);
        $display(" almostempty
                                  = %0b | Received: %0b", almostempty_ref, sqr_item.almostempty);
        $display(" almostfull
                                  = %0b | Received: %0b", almostfull_ref, sqr_item.almostfull);
       $stop;
    end else begin
       correct_count = correct_count + 1;
    end
    end
task reference model(FIFO sequence item sqr item);
   if (!sqr_item.rst_n) begin
       full ref = 0;
       empty ref = 1;
       almostfull_ref = 0;
       almostempty_ref = 0;
       overflow_ref = 0;
       underflow ref = 0;
       wr ack ref = 0;
       wr_ptr_ref = 0;
       rd_ptr_ref = 0;
       count_ref = 0;
   end
   else begin
       if (({sqr_item.wr_en, sqr_item.rd_en} == 2'b11) && empty_ref ) begin
       mem[wr_ptr_ref] = sqr_item.data_in;
       wr ack ref = 1;
       wr_ptr_ref = wr_ptr_ref + 1;
```

```
else if (({sqr item.wr en, sqr item.rd en} == 2'b11) && !empty ref && !full ref ) begin
    mem[wr ptr ref] = sqr item.data in;
    wr ack ref = 1;
    wr ptr ref = wr ptr ref + 1;
end
else if (({sqr item.wr en, sqr item.rd en} == 2'b10) && count ref < FIFO DEPTH) begin
    mem[wr_ptr_ref] = sqr_item.data_in;
    wr ack ref = 1;
    wr ptr ref = wr ptr ref + 1;
end
else if ({sqr_item.wr_en, sqr_item.rd_en} == 2'b00) begin
end
else begin
    wr ack ref = 0;
    if (full ref && sqr item.wr en&&!sqr item.rd en) //3
        overflow ref = 1;
        overflow ref = 0;
end
 if ((({sqr item.wr en, sqr item.rd en} == 2'b11) && full ref ) ) begin
    data out ref = mem[rd ptr ref];
    rd_ptr_ref = rd_ptr_ref + 1;
end
else if ((({sqr_item.wr_en, sqr_item.rd_en} == 2'b11) && !full_ref &&!empty ref ) ) begin
    data out ref = mem[rd ptr ref];
    rd_ptr_ref = rd_ptr_ref + 1;
end
else if ((((sqr_item.wr_en, sqr_item.rd_en) == 2'b11) && !empty_ref ) ) begin
   data_out_ref = mem[rd_ptr_ref];
   rd_ptr_ref = rd_ptr_ref + 1;
   count_ref = count_ref - 1;
else if (({sqr_item.wr_en, sqr_item.rd_en} == 2'b01) && count_ref != 0&&!empty_ref) begin
   data_out_ref = mem[rd_ptr_ref];
   rd_ptr_ref = rd_ptr_ref + 1;
else if ({sqr_item.wr_en, sqr_item.rd_en} == 2'b00) begin
else begin
 if ((!empty_ref && ({sqr_item.wr_en, sqr_item.rd_en} == 2'b11)) ||(({sqr_item.wr_en, sqr_item.rd_en} == 2'b01)&&empty_ref)) begin
   underflow_ref = 1;
 else begin
   underflow_ref = 0;
```

```
if (({sqr_item.wr_en, sqr_item.rd_en} == 2'b10) && !full_ref)
           count_ref = count_ref + 1;
       else if ( ({sqr_item.wr_en, sqr_item.rd_en} == 2'b01) && !empty_ref)
           count_ref = count_ref - 1;
       else if (({sqr_item.wr_en, sqr_item.rd_en} == 2'b11) && full_ref ) begin
           count_ref = count_ref - 1;
       else if (({sqr_item.wr_en, sqr_item.rd_en} == 2'b11) && empty_ref ) begin
           count ref = count ref + 1;
       else begin
       full ref = (count ref == FIFO DEPTH)? 1 : 0;
       almostempty_ref = (count_ref == 1)? 1 : 0;
       almostfull_ref = (count_ref == FIFO_DEPTH-1)? 1 : 0;
       empty_ref = (count_ref == 0)? 1 : 0;
   end
endclass
endpackage
```

7.16 DO File

```
vlib work
vlog -f src_files.list +cover -covercells
vsim -voptargs=+acc work.FIFO_top -cover -sv_seed 2327370817 -classdebug -uvmcontrol=all
add wave -position insertpoint sim:/FIFO_top/DUT/*
coverage save FIFO_top.ucdb -onexit
run -all
#vcover report FIFO_top.ucdb -details -annotate -all -output cover.txt
```

7.17 Source file

```
FIF0.v
FIFO if.sv
FIFO_config.sv
FIFO sequence item.sv
FIFO sequence reset.sv
FIFO_sequence_write_enable.sv
FIFO sequence read enable.sv
FIFO_sequence_write_read_enable.sv
FIFO sequence write read unable.sv
FIFO sequence random.sv
FIFO coverage.sv
FIFO scoreboard.sv
FIFO_sva.sv
FIFO sequencer.sv
FIFO monitor.sv
FIFO_driver.sv
FIFO agent.sv
FIFO env.sv
FIFO test.sv
FIFO_top.sv
```

8.RESULT

8.1 UVM REPORT

```
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa_UVM] QUESTA_UVM-1.2.3
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa_UVM] questa_uvm::init(all)
 UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
 UVM_INFO FIFO_test.sv(44) @ 0: uvm_test_top [run_phase] Assert reset.
# * Questa UVM Transaction Recording Turned ON.
# * recording_detail has been set.
 * To turn off, set 'recording_detail' to off:
 * uvm_config_db#(int) ::set(null, "", "recording_detail", 0); * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
 UVM_INFO FIFO_test.sv(46) @ 30: uvm_test_top [run_phase] Start write only.
 UVM_INFO FIFO_test.sv(48) @ 50: uvm_test_top [run_phase] Start read only.
UVM_INFO FIFO_test.sv(50) @ 70: uvm_test_top [run_phase] Start write and read.
 UVM_INFO FIFO_test.sv(52) @ 90: uvm_test_top [run_phase] Start unable write and read.
 UVM_INFO FIFO_test.sv(54) @ 110: uvm_test_top [run_phase] Start random.
 UVM_INFO FIFO_test.sv(56) @ 5110: uvm_test_top [run_phase] END.
 UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 5110: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
 --- UVM Report Summary ---
 ** Report counts by severity
# UVM_INFO : 11
 UVM_WARNING :
 UVM_ERROR : 0
 UVM_FATAL : 0
  ** Report counts by id
 [Questa UVM]
[RNTST] 1
  [TEST DONE]
 [run_phase]
```

8.2 Code Coverage

/FIFO_top/DUT/FIFO_sva_ins	FIFO_sva	Module	100.00%
/FIFO_top/DUT	FIFO	Module	100.00%


```
=== File: FIFO.v
______
  Enabled Coverage
                                      Misses Coverage
                        Bins
                                Hits
  Branches
                          27
                                 27
                                         0
                                            100.00%
  Conditions
                          27
                                 27
                                         0
                                             100.00%
  Statements
                          27
                                 27
                                         0
                                             100.00%
  Toggles
                         106
                                 106
                                         0
                                             100.00%
```

8.3 Assertion Coverage

```
<u>→</u> /FIFO_top/DUT/FIFO_sva_inst/Almoste
FIFO_top/DUT/FIFO_sva_inst/Almostfull

/FIFO_top/DUT/FIFO_sva_inst/Empty
/FIFO_top/DUT/FIFO_sva_inst/Full
/FIFO_top/DUT/FIFO_sva_inst/Overflow
                                                                                                                                                                                                                                                                   assert(@(posedge dk) (count==7)... 
assert(@(posedge dk) (tcount)!->... 
assert(@(posedge dk) (count==8)... 
assert(@(posedge dk) disable iff (... 
                                                                                                                                                       Concurrent
                                                                                                                                                                             SVA
                                                                                                                                                                                                                                       1 ...... 0 off
                                                                                                                                                       Concurrent
                                                                                                                                                                                                                                        1 ......
                                                                                                                                                       Concurrent
                                                                                                                                                                             SVA
                                                                                                                                                                                            on
                                                                                                                                                                                                                                                       0 off
                                                                                                                                                       Concurrent
                                                                                                                                                                                                                                        1 ......
Concurrent
                                                                                                                                                                             SVA
                                                                                                                                                                                                                                                        0 off
                                                                                                                                                                                                                                                                    assert(@(posedge clk) disable iff (... 
assert(@(posedge clk) disable iff (... 
                                                                                                                                                       Concurrent
                                                                                                                                                                                                                                        1 ......
                                       Assertion Coverage:
                                                      Assertions
                                                                                                                                                                     7
                                                                                                                                                                                                                                                     100.00%
```


8.4 Function Coverage




TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

8.5 WaveForm


Write Sequence



Read Sequence




Read and Write Sequence



Read and Write Disable Sequence



Random Sequence



If you want to simulate my UVM Project please visit my repo