FIFO Verification

Using SystemVerilog

Mahmoud Ghamry

Table of Contents

Introducti	on	1
FIFO Archi	itecture	2
Verificatio	on Flow	4
Verificatio	on Plan	4
Design		5
Bugs		6
Verification Files		7
	Interface	7
	Share_pkg	7
	Тор	3
	Transaction	g
	Testbench	10
	Monitor	11
	Coverage	12
	Scoreboard	13
	Design After Edit Bugs and Assertion	16
	Do file and Assertion	18
Result		19
Tras	script	19
Fun	action Coverage	19
Ass	ertion	19
Cro	ss Coverage	20
Wa	veform	20

1.Introduction

First-In-First-Out (FIFO) buffers are fundamental components in digital systems, serving as temporary storage areas that manage the flow of data between producer and consumer processes. Their inherent design allows data to be stored in the order it is received, ensuring that the first data to enter the buffer is the first to be retrieved. This characteristic makes FIFOs essential in various applications, including data streaming, buffering between asynchronous systems, and handling variable data rates.

As the complexity of digital systems increases, ensuring the correctness and reliability of FIFO implementations becomes paramount. Verification is a critical phase in the design process, aimed at identifying and resolving potential issues before deployment. A rigorous verification strategy not only validates the functional correctness of the FIFO but also checks for edge cases, performance metrics, and adherence to specifications.

This document explores the methodologies employed in verifying FIFO designs using SystemVerilog, a powerful hardware description and verification language. By leveraging SystemVerilog's capabilities, we can create comprehensive testbenches, cover a wide range of scenarios, and ensure the FIFO operates reliably under all conditions. Through systematic testing and validation, we aim to guarantee that the FIFO meets its design goals and performs efficiently in real-world applications.

2.FIFO Architecture

The architecture of a FIFO buffer typically consists of several key components that work together to facilitate data storage, retrieval, and management. Below is a description of the primary elements that make up a FIFO design:

1. Data Storage Array

- Description: The core component of the FIFO is a memory array that holds the data elements. This array is usually implemented using registers or RAM blocks.
- Functionality: The size of the array determines the capacity of the FIFO. The data is written to the next available location in the array and read from the oldest location.

2. Write Pointer

- Description: A pointer that indicates the next available position in the FIFO for writing new data.
- Functionality: The write pointer increments each time data is written, wrapping around to the beginning of the array when it reaches the end (circular buffer behavior).

3. Read Pointer

- Description: A pointer that indicates the location of the next data element to be read from the FIFO.
- Functionality: Similar to the write pointer, the read pointer increments each time data is read, wrapping around when reaching the end of the array.

4. Control Logic

- Description: A set of logic circuits that manage the behavior of the FIFO, including writing, reading, overflow, and underflow conditions.
- Functionality:
 - o Write Enable (wr_en): Signals whether a write operation can occur.
 - Read Enable (rd_en): Signals whether a read operation can occur.


 Full and Empty Flags: Indicators that signal whether the FIFO is full or empty, respectively. These flags are essential for preventing overflow and underflow conditions.

5. Status Indicators


- Description: Additional signals that provide information about the FIFO's state.
- Functionality:
 - Full Flag: Set when the write pointer reaches the read pointer after wrapping around.
 - Empty Flag: Set when the write pointer equals the read pointer, indicating no data is available to read.
 - Almost Full / Almost Empty Flags: These may be included to provide early warning conditions for high-level control mechanisms.

6. Data Input/Output Interfaces

- Description: Interfaces for connecting the FIFO to other components in the system.
- Functionality: This includes input lines for writing data into the FIFO and output lines for reading data out of the FIFO.



3. Verification Flow



4. Verification Plan

	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the output C value not change and empty flag is high	Directed at the start of the simulation then randomzied with constraint that drive the reset to off most the simulation time	-	A checker in the testbench to make sure the output is correct and concurrent assertion to check the empty
FIFO_2	when the write and read asserted and the fifo is empty ,the write is higher priority so the output value for almostempty is high	Randomization under constraint on the write enable to be high randomized from the simulation time	cover all values of flags	A checker in the testbench to make sure the output is correct and concurrent assertion to check the almostempty
FIFO_3	when the write and read asserted and the fifo is not empty nor full so the output value make the two order in the same time	Randomization under constraint on the write enable to be high randomized from the simulation time	cover all values of flags	A checker in the testbench to make sure the output is correct
FIFO_4	when the write and read asserted and the fifo is full ,the read is higher priority so the output value for almostfull is high	Randomization under constraint on the write enable to be high randomized from the simulation time	cover all values of flags	A checker in the testbench to make sure the output is correct and concurrent assertion to check the almostfull
FIFO_5	when the write is high and read is low and the fifo is full, so the output value for overflow is high	Randomization under constraint on the write enable to be high randomized from the simulation time	cover all values of flags	A checker in the testbench to make sure the output is correct and concurrent assertion to check the overflow
FIFO_6	when the write islow and read is high and the fifo is full , so the output value for underflow is high	Randomization under constraint on the write enable to be high randomized from the simulation time	cover all values of flags	A checker in the testbench to make sure the output is correct and concurrent assertion to check the underflow

5.Design

```
<mark>odule</mark> FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
input [FIFO_WIDTH-1:0] data_in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow;
output full, empty, almostfull, almostempty, underflow;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO WIDTH-1:0] mem [FIFO DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max fifo addr:0] count;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        wr_ptr <= 0;
    else if (wr_en && count < FIFO_DEPTH) begin
        mem[wr_ptr] <= data_in;</pre>
        wr_ack <= 1;
        wr_ptr <= wr_ptr + 1;
        wr_ack <= 0;
        if (full & wr_en)
            overflow <= 1;
            overflow <= 0;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rd_ptr <= 0;
    else if (rd en && count != 0) begin
        data out <= mem[rd ptr];</pre>
        rd ptr <= rd ptr + 1;
end
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
        if (({wr_en, rd_en} == 2'b10) && !full)
            count <= count + 1;</pre>
        else if ( ({wr_en, rd_en} == 2'b01) && !empty)
            count <= count - 1;
end
assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign underflow = (empty && rd_en)? 1 : 0;
assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
 endmodule
```

6.Bugs

- The underflow flag should be registered.
- Reset the flags (empty almostempty wr_ack full alomstfull).
- Add cases
 - If the wr_en , rd_en and empty is high so the write is the higher priority and counter decreases .
 - If the wr_en , rd_en and full is high so the Read is the higher priority and counter increases .
 - If the wr_en and rd_en is high and not full nor empty so the two cases run together but the counter not changed.
 - If the wr_en and rd_en is low so everything not changed.
- The almostfull must be high if the FIFO need one input to be high
 So I edit it

7. Verification Files

7.1 interface

```
interface fifo(clk);
input bit clk;
parameter FIFO WIDTH = 16;
parameter FIFO DEPTH = 8;
logic [FIFO WIDTH-1:0] data in;
logic rst n, wr en, rd en;
logic [FIFO WIDTH-1:0] data out;
logic wr ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
modport DUT (
input data in,clk,rst n, wr en, rd en,
output data_out,wr_ack, overflow,full, empty, almostfull, almostempty, underflow
);
modport TEST (
input clk,data out,wr ack, overflow,full, empty, almostfull, almostempty, underflow,
output data in, rst n, wr en, rd en
);
modport MONITOR(
input data in,clk,rst_n, wr_en, rd_en,
data out,wr ack, overflow,full, empty, almostfull, almostempty, underflow
);
endinterface
```

7.2 Share_pkg

```
package share_pkg;
integer error_count = 0;
integer correct_count = 0;
bit test_finsh = 0;
endpackage
```

7.3 Top

7.4 Transaction

```
package fifo pkg;
   class FIFO transaction;
   parameter FIFO WIDTH = 16;
   bit clk;
   logic data in;
   rand logic rst_n, wr_en, rd_en;
   logic [FIFO WIDTH-1:0] data out;
   logic wr ack, overflow, full, empty, almostfull, almostempty, underflow;
   rand int WR EN ON DIST;
   rand int RD EN ON DIST;
   function new(int WR_EN_ON_DIST = 70 , int RD_EN_ON_DIST = 30 );
       this.WR EN ON DIST=WR EN ON DIST;
       this.RD EN ON DIST=RD EN ON DIST;
   endfunction
   constraint assert reset{
       rst n dist{0:=2,1:=98};
   constraint write enable{
       wr en dist{1:=WR EN ON DIST,0:=100-WR EN ON DIST};
   constraint read enable{
       rd en dist{1:=RD EN ON DIST,0:=100-RD EN ON DIST};
   endclass
endpackage
```

7.5 Testbench

```
import share pkg::*;
import fifo_pkg::*;
module FIFO_tb(fifo.TEST vif);
FIFO_transaction q = new ();
initial begin
       vif.rst_n=0;
       @(negedge vif.clk);
       vif.rst_n=1;
   for (int i = 0; i < 30000; i++) begin
       @(negedge vif.clk);
       assert(q.randomize());
       vif.rst_n=q.rst_n;
       vif.wr_en=q.wr_en;
       vif.rd_en=q.rd_en;
       vif.data_in=i;
   test_finsh = 1;
endmodule
```

7.6 Monitor

```
import fifo pkg::*;
import fifo scoreboard::*;
import package fifo::*;
import share_pkg::*;
module fifo monitor(fifo.MONITOR vif);
FIFO transaction q = new ();
fifo scoreboard score = new();
FIFO coverage cove = new();
initial begin
        forever begin
        @(negedge vif.clk);
        q.rst n=vif.rst n;
        q.wr en=vif.wr en;
        q.rd en=vif.rd en;
        q.data in=vif.data in;
        q.data_out=vif.data_out;
        q.wr ack=vif.wr ack;
        q.full=vif.full;
        q.empty=vif.empty;
        q.almostfull=vif.almostfull;
        q.almostempty=vif.almostempty;
        q.underflow=vif.underflow;
        q.overflow=vif.overflow;
        q.clk=vif.clk;
```

```
fork
             begin
               cove.sample data(q);
            end
            begin
                @(posedge vif.clk);
               score.check data(q);
            end
        join
        if (test finsh) begin
            $display("END OF SIMULATION ");
            $display("ERROR COUNT IS %0d , CORRECT COUNT IS %0d ",error count,correct count);
            $stop;
        end
end
endmodule
```

7.7 Coverage

```
ackage package_fifo;
   import fifo_pkg::*;
   class FIFO coverage;
       FIFO_transaction F_cvg_txn;
       covergroup g1;
       write:
                 coverpoint F_cvg_txn.wr_en;
                  coverpoint F_cvg_txn.rd_en;
       read:
       write_ack: coverpoint F_cvg_txn.wr_ack;
       OVERFFLOW: coverpoint F_cvg_txn.overflow;
       UNDERFLOW: coverpoint F_cvg_txn.underflow;
                  coverpoint F_cvg_txn.full;
                  coverpoint F_cvg_txn.empty;
       Almost_empty:coverpoint F_cvg_txn.almostempty;
       Almost_full:coverpoint F_cvg_txn.almostfull;
       crossofwriteack : cross write,read,write ack{
           ignore bins rd = binsof(write)intersect{0}&&binsof(read)intersect{1}&binsof(write ack)intersect{1};}
                      : cross write, read, FULL{
           ignore bins rd full = binsof(write)intersect{0}&&binsof(read)intersect{1}&&binsof(FULL)intersect{1};
           ignore bins wr rd full = binsof(write)intersect{1}&&binsof(read)intersect{1}&&binsof(FULL)intersect{1};;
                       : cross write, read, EMPTY{
           ignore bins wr empty = binsof(write)intersect{1}&&binsof(read)intersect{0}&&binsof(EMPTY)intersect{1};
           ignore bins w r empty = binsof(write)intersect{1}&&binsof(read)intersect{1}&&binsof(EMPTY)intersect{1};}
       crossofOVERFFLOW : cross write,read,OVERFFLOW{
           ignore bins rd overflow = binsof(write)intersect{0}&&binsof(read)intersect{1}&&binsof(OVERFFLOW)intersect{1};
           ignore_bins w_r_overflow = binsof(write)intersect{1}&&binsof(read)intersect{1}&&binsof(OVERFFLOW)intersect{1};;
                          : cross write, read, UNDERFLOW{
           ignore bins wr underflow = binsof(write)intersect{1}&&binsof(read)intersect{0}&&binsof(UNDERFLOW)intersect{1};
           ignore_bins wr_ed_underflow = binsof(write)intersect{1}&&binsof(read)intersect{1}&&binsof(UNDERFLOW)intersect{1};}
       crossofAlmost_empty
                             : cross write, read, Almost_empty;
       crossofAlmost full
                             : cross write,read,Almost_full;
       endgroup
       function new();
          g1=new();
       function void sample data(FIFO transaction F txn );
           this.F_cvg_txn = F_txn;
           g1.sample();
   endclass
endpackage
```

7.8 Scoreboard

```
package fifo_scoreboard;
  import fifo_pkg::*;
  import share_pkg::*;

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

class fifo_scoreboard;

logic [FIFO_WIDTH-1:0] data_out_ref;
logic wr_ack_ref, overflow_ref,full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;

localparam max_fifo_addr = $clog2(FIFO_DEPTH);

logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];

logic [max_fifo_addr-1:0] wr_ptr_ref, rd_ptr_ref;
logic [max_fifo_addr-1:0] count_ref;

function void check_data(FIFO_transaction f_ref);
  reference_model(f_ref);
```

```
(wr_ack_ref != f_ref.wr_ack) ||
   (overflow ref != f ref.overflow) ||
   (underflow ref != f ref.underflow) ||
   (full_ref != f_ref.full) ||
   (empty_ref != f_ref.empty) ||
   (almostempty_ref != f_ref.almostempty) ||
   (almostfull_ref != f_ref.almostfull)) begin
   error_count = error_count + 1;
   $display("ERROR DETECTED!!!");
   $display("Expected values: ");
   $display(" wr_ack
                         = %0b | Received: %0b", wr_ack_ref, f_ref.wr_ack);
                        = %0b | Received: %0b", overflow_ref, f_ref.overflow);
   $display(" overflow
   $display(" underflow
                         = %0b | Received: %0b", underflow_ref, f_ref.underflow);
   $display(" full
                          = %0b | Received: %0b", full_ref, f_ref.full);
   $stop;
end else begin
   correct_count = correct_count + 1;
end
```

```
function void reference model(FIFO transaction f ref);
   if (!f ref.rst n) begin
       full ref = 0;
       empty_ref = 1;
       almostfull_ref = 0;
       almostempty_ref = 0;
       overflow ref = 0;
       underflow ref = 0;
       wr_ack_ref = 0;
       wr ptr_ref = 0;
       rd_ptr_ref = 0;
       count ref = 0;
   end
   else begin
       if (({f_ref.wr_en, f_ref.rd_en} == 2'b11) && empty_ref ) begin
       mem[wr_ptr_ref] = f_ref.data_in;
       wr_ack_ref = 1;
       wr_ptr_ref = wr_ptr_ref + 1;
   else if (({f_ref.wr_en, f_ref.rd_en} == 2'b11) && !empty_ref && !full_ref ) begin
       mem[wr_ptr_ref] = f_ref.data_in;
       wr_ack_ref = 1;
       wr_ptr_ref = wr_ptr_ref + 1;
else if (({f ref.wr en, f ref.rd en} == 2'b10) && count ref < FIFO DEPTH) begin
    mem[wr_ptr_ref] = f_ref.data_in;
    wr ack ref = 1;
    wr_ptr_ref = wr_ptr_ref + 1;
else if ({f_ref.wr_en, f_ref.rd_en} == 2'b00) begin
else begin
    wr_ack_ref = 0;
    if (full ref && f ref.wr en&&!f ref.rd en) //3
        overflow_ref = 1;
        overflow_ref = 0;
end
 if ((({f_ref.wr_en, f_ref.rd_en} == 2'b11) && full_ref ) ) begin
    data_out_ref = mem[rd_ptr_ref];
    rd_ptr_ref = rd_ptr_ref + 1;
else if ((({f ref.wr en, f ref.rd en} == 2'b11) && !full ref &&!empty ref ) ) begin
    data out ref = mem[rd ptr ref];
    rd_ptr_ref = rd_ptr_ref + 1;
end
else if ((({f_ref.wr_en, f_ref.rd_en} == 2'b11) && !empty_ref ) ) begin
    data_out_ref = mem[rd_ptr_ref];
    rd_ptr_ref = rd_ptr_ref + 1;
    count ref = count ref - 1;
end
```

```
else if (({f_ref.wr_en, f_ref.rd_en} == 2'b01) && count_ref != 0&&!empty_ref) begin
   data_out_ref = mem[rd_ptr_ref];
   rd_ptr_ref = rd_ptr_ref + 1;
else if ({f_ref.wr_en, f_ref.rd_en} == 2'b00) begin
else begin
 if ((!empty_ref && ({f_ref.wr_en, f_ref.rd_en} == 2'b11)) ||(({f_ref.wr_en, f_ref.rd_en} == 2'b01)&&empty_ref)) begin
   underflow_ref = 1;
   underflow_ref = 0;
   if (({f_ref.wr_en, f_ref.rd_en} == 2'b10) && !full_ref)
       count_ref = count_ref + 1;
   else if ( ({f_ref.wr_en, f_ref.rd_en} == 2'b01) && !empty_ref)
       count ref = count ref - 1;
   else if (({f_ref.wr_en, f_ref.rd_en} == 2'b11) && full_ref ) begin
       count ref = count ref - 1;
   else if (({f_ref.wr_en, f_ref.rd_en} == 2'b11) && empty_ref ) begin
       count_ref = count_ref + 1;
   else begin
```

```
full_ref = (count_ref == FIFO_DEPTH)? 1 : 0;
   almostempty_ref = (count_ref == 1)? 1 : 0;
   almostfull_ref = (count_ref == FIFO_DEPTH-1)? 1 : 0;
   empty_ref = (count_ref == 0)? 1 : 0;
   end
endfunction
endclass
endpackage
```

7.9 Design After Edit Bugs and Assertion

```
module FIFO(fifo.DUT vif);

localparam max_fifo_addr = $clog2(vif.FIFO_DEPTH);

reg [vif.FIFO_WIDTH-1:0] mem [vif.FIFO_DEPTH-1:0];

reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;

reg [max_fifo_addr:0] count;

always @(posedge vif.clk or negedge vif.rst_n) begin

if (!vif.rst_n) begin

wr_ptr <= 0;

vif.wr_ack <= 0;

vif.overflow <= 0;

end

else if (vif.wr_en && count < vif.FIFO_DEPTH) begin

mem[wr_ptr] <= vif.data_in;

vif.wr_ack <= 1;

wr_ptr <= wr_ptr + 1;
end</pre>
```

```
else if ({vif.wr_en, vif.rd_en} == 2'b00) begin

end
else begin
    vif.wr_ack <= 0;
    if (vif.full && vif.wr_en&&!vif.rd_en)
        vif.overflow <= 1;
    else
        vif.overflow <= 0;
end
end</pre>
```

```
always @(posedge vif.clk or negedge vif.rst n) begin
    if (!vif.rst_n) begin
        rd ptr <= 0;
        vif.underflow <= 0;</pre>
    else if (vif.rd_en && count != 0&&!vif.empty) begin
        vif.data out <= mem[rd ptr];</pre>
        rd ptr <= rd ptr + 1;
    else if ({vif.wr en, vif.rd en} == 2'b00) begin
    else begin
     if (vif.rd en&&!vif.wr en&&vif.empty) begin
        vif.underflow <= 1;</pre>
      end
      else begin
        vif.underflow <= ∅;
      end
end
```

```
always @(posedge vif.clk or negedge vif.rst n) begin
    if (!vif.rst_n) begin
        count <= 0;
        if (({vif.wr en, vif.rd en} == 2'b10) && !vif.full)
            count <= count + 1;</pre>
        else if ( ({vif.wr_en, vif.rd_en} == 2'b01) && !vif.empty)
            count <= count - 1;</pre>
        else if (({vif.wr_en, vif.rd_en} == 2'b11) && vif.full ) begin
            count <= count - 1;</pre>
        end
        else if (({vif.wr_en, vif.rd_en} == 2'b11) && vif.empty ) begin
            count <= count + 1;</pre>
        end
        else begin
        end
end
```

```
assign vif.full = (count == vif.FIFO_DEPTH)? 1 : 0;
assign vif.empty = (count == 0)? 1 : 0;
assign vif.almostfull = (count == vif.FIFO_DEPTH-1)? 1 : 0;
assign vif.almostempty = (count == 1)? 1 : 0;
```

Assertion

Do file


```
vlib work
vlog +define+ASSERTIONS_ON fif0_monitor.sv FIFO.sv FIFO_scoreboard_pkg.sv
| fifo_tb.sv interface.sv package.sv pkg.sv top.sv share_pkg.sv +cover -covercells
vsim -voptargs=+acc work.top -cover -sv_seed wlftikv888
add wave *
add wave -position insertpoint sim:/top/tb/vif/*
coverage save top.ucdb -onexit
run -all
```

8.Result

8.1Trascript

END OF SIMULATION ERROR COUNT IS 0 , CORRECT COUNT IS 30001

8.2 Function Coverage



8.3 Assertion





Assertion Coverage: Assertions		6	6	0	100.00%
Name	File(Line)			Failure Count	Pass Count
/top/dut/almostempty	FIF0.sv(115)			0	1
/top/dut/almostfull	FIF0.sv(116)			0	1
/top/dut/empty	FIF0.sv(117)			0	1
/top/dut/full	FIF0.sv(118)			0	1
/top/dut/overflow	FIF0.sv(119)			0	1
/top/dut/underflow	FIF0.sv(123)			0	1

8.4 Cross Coverage

Statement Coverage: Enabled CoverageStatements	Bins 39	Hits 39		Coverage 100.00%
Toggle Coverage: Enabled Coverage Toggles	Bins 20	Hits 20	Misses 0	
Branch Coverage: Enabled Coverage Branches	Bins 31	Hits 31	Misses 	

8.5 Waveform





Go to my Github to show more: repo