

component

MSTER

DIO

LCD

USART

SPI

ADC

SLEVE

1. DIO

2. LED

3. SPI

4. TIMER



DIO


ATmega32 has programmable I/O lines divided into 4ports(groups)

Each PORT is controlled by 3 Registers

- 1-DDRx (Data Direction Registers)
- 2-PORTx (Output Registers)
- 3-PINx (input Registers)

* ATMEGA 32 and DIO (cont.):

ATmega 32 pin out




\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	64
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	64
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	64
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	64
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	64
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	65
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	65
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	65
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	65
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	65
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	65
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	65

LCD

LCD stands for Liquid Crystal Display, is an electronic device which is used for data display. LCDs are preferable over seven segments and LEDs as they can easily represent data in form of alphabets, characters, numbers or animations. LCDs are very easy to program and make your work quite attractive and simple. Numerous types of LCDs are available in MARKET

such as 16X2, 16X4, 20X2, 20X4, graphical LCDs (128X64) etc. The LCD which we are using is 16X2 alphanumeric LCD, it display 32 characters in two rows means in one row we have 16 characters.




PIN description of LCD

▶ 16X2 LCD can interface with AVR microcontroller by using two modes, 4-bit mode or 8-bit mode. In this article we will use 8-bit mode for interfacing. In 8-bit mode we send command to LCD by using eight data lines (Do-D7) while in 4-bit mode we use four data lines (D5-D7) for sending command and data. These data lines can be connected to any port of Atmega32.


PIN NO.	PIN NAME	DESCRIPTION
1	V _{CC}	Supply pin (+5V DC)
2	V_{DD}	Ground pin
3	V_{EE}	Contrast pin
4	RS	Register selection pin (either data or command)RS=0: Command Register, RS=1: Data Register
5	RW	Selects Read or Write operationRW=0: for write RW=1: for read
6	E	Enable pin
7	D0	Data pin 0

8	D1	Data pin 1
9	D2	Data pin 2
10	D3	Data pin 3
11	D4	Data pin 4
12	D5	Data pin 5
13	D6	Data pin 6
14	D7	Data pin 7





LCD1 LM016L



USART

The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly flexible serial communication device. The main features are:


- Full Duplex Operation (Independent Serial Receive and Transmit Registers) Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous Operation
- High Resolution Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
 Three Separate Interrupts on TX Complete, TX Data Register Empty, and RX Complete
- Multi-processor Communication Mode
- Double Speed Asynchronous Communication Mode

UART Registers

- UDR (UART Data Register)
 - Write bytes to transmit
 - Read received bytes
- UCSRA (UART Status Register)
 - Rx/Tx complete signal bits
 - Framing error, overflow signal bits
- UCSRB (UART Control Register)
 - Interrupt enable bits
 - Rx/Tx enable bits
 - Data format control bits
- UBRRL (UART Baud Rate Register)
 - Baud rate generator division ratio


\$0C (\$2C)	UDR	USART I/O Data Register						157		
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	158
\$0A (\$2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	159
\$09 (\$29)	UBRRL	USART Baud Rate Register Low Byte						162		

Figure 69. USART Block Diagram⁽¹⁾



Note: 1. Refer to Figure 1 on page 2, Table 33 on page 62, and Table 27 on page 57 for USART pin placement.

Figure 70. Clock Generation Logic, Block Diagram



Signal description:

txclk Transmitter clock (Internal Signal).

rxclk Receiver base clock (Internal Signal).

xcki Input from XCK pin (Internal Signal). Used for synchronous slave operation.

xcko Clock output to XCK pin (Internal Signal). Used for synchronous master operation.

fosc XTAL pin frequency (System Clock).


Frame Formats

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error checking. The USART accepts all 30 combinations of the following as valid frame formats:

- 1 start bit
- 5, 6, 7, 8, or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit. Then the next data bits, up to a total of nine, are succeeding, ending with the most significant bit. If enabled, the parity bit is inserted after the data bits, before the stop bits. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle (high) state. Figure 72 illustrates the possible combinations of the frame formats. Bits inside brackets are optional.

Figure 72. Frame Formats



- St Start bit, always low.
- (n) Data bits (0 to 8).
- P Parity bit. Can be odd or even.
- Sp Stop bit, always high.
- IDLE No transfers on the communication line (RxD or TxD). An IDLE line must be high.

The frame format used by the USART is set by the UCSZ2:0, UPM1:0, and USBS bits in UCSRB and UCSRC. The Receiver and Transmitter use the same setting. Note that changing the setting of any of these bits will corrupt all ongoing communication for both the Receiver and Transmitter.

Table 60. Equations for Calculating Baud Rate Register Setting

Operating Mode	Equation for Calculating Baud Rate ⁽¹⁾	Equation for Calculating UBRR Value
Asynchronous Normal Mode (U2X = 0)	$BAUD = \frac{f_{OSC}}{16(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{16BAUD} - 1$
Asynchronous Double Speed Mode (U2X = 1)	$BAUD = \frac{f_{OSC}}{8(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master Mode	$BAUD = \frac{f_{OSC}}{2(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{2BAUD} - 1$

Note: 1. The baud rate is defined to be the transfer rate in bit per second (bps).

BAUD Baud rate (in bits per second, bps)

f_{OSC} System Oscillator clock frequency

UBRR Contents of the UBRRH and UBRRL Registers, (0 - 4095)

Some examples of UBRR values for some system clock frequencies are found in Table 68 (see page 163).

SPI

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the ATmega32 and peripheral devices or between several AVR devices. The ATmega32 SPI includes the following features:

- Full-duplex, Three-wire Synchronous Data Transfer
- Master or Slave Operation
- LSB First or MSB First Data Transfer
- Seven Programmable Bit Rates
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
 Wake-up from Idle Mode
- Double Speed (CK/2) Master SPI Mode

Table 55. SPI Pin Overrides

Pin	Direction, Master SPI	Direction, Slave SPI	
MOSI	User Defined	Input	
MISO	Input	User Defined	
SCK	User Defined	Input	
SS	User Defined	Input	


Note: See "Alternate Functions of Port B" on page 55 for a detailed description of how to define the direction of the user defined SPI pins.

Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have no effect on the Slave. The relationship between SCK and the Oscillator Clock frequency f_{osc} is shown in the following table:

Table 58. Relationship Between SCK and the Oscillator Frequency


SPI2X	SPR1	SPR0	SCK Frequency
0	0	0	f _{osc} /4
0	0	1	f _{osc} /16
0	1	0	f _{osc} /64
0	1	1	f _{osc} /128
1	0	0	f _{osc} /2
1	0	1	f _{osc} /8
1	1	0	f _{osc} /32
1	1	1	f _{osc} /32 f _{osc} /64



SPI Master Slave Interconnection

Timers internal Architecture

The internal architecture of the AVR Timers can be simplified as follow



AVR Atmage16 has 3 Timers


- Timer0 : 8 Bit synchronous Timer
- Timer1 : <u>16</u> Bit synchronous Timer
- Timer2 : 8 Bit Asynchronous Timer

Each Timer has Two Modes of Operation Which can be used For system timing

- Overflow Mode (Normal Mode)
- Compare Mode (CTC mode)

Overflow Mode(Normal Mode)


Timing based on the Register overflow



The following mode has **Low resolution**

Compare Output Mode(CTC Mode)

Timing based on the Comparison between Two Values



The following mode has High resolution

Simulation Project Smart Home

