


CRYPTOGRAPHIC COPROCESSOR

16-BIT HARDWARE ACCELERATOR

A VHDL Implementation of a Cryptographic Coprocessor
for Efficient Arithmetic, Logic, and Non-linear Operations



Secure • Efficient • High-Performance



Supervised by:
Dr. Howida Abd Allatif



University:
Zagazig



Department:
CSE



Team:

- Mohamed Tarek Ali Allah
[ID: 20812023100354]
- Mohamed Bassem El-Sayed
[ID: 20812023100339]
- Mohamed Abd El-Rahman Attia
[ID: 20812023101194]
- Mohamed Khairy Roshdy Ali
[ID: 20812023100011]
- Mohamed Gamal Ismail
[ID: 20812023100561]

1. Introduction

This report documents the design, implementation, and simulation of a 16-bit Cryptographic Coprocessor described in VHDL. The coprocessor is designed to offload computationally intensive cryptographic tasks from a main processor, offering dedicated hardware support for arithmetic, logical, shifting, and non-linear substitution operations.

The design follows a structured, modular architecture where each functional unit is independently designed, simulated, and then integrated into a top-level entity. The complete system supports a 12-instruction ISA encoded in a 16-bit instruction word.

2. Problem Statement & Solution Approach

The core design challenge was to create a unified computational system capable of executing diverse operation classes — arithmetic, logical, shifting, and byte substitution — using a single control bus and a shared datapath.

2.1 Design Constraints

- All operations must share a single 16-bit result bus (RES).
- The instruction word is exactly 16 bits, split into four 4-bit fields.
- All functional units operate in parallel; the MUX selects the correct output based on the opcode.
- The register file must support simultaneous dual-port reads and single-port write.

2.2 Solution Strategy

- Structural Integration: The top-level entity (crypto_coprocessor) uses structural modeling to instantiate and interconnect all sub-modules.
- Parallel Execution: ALU, Shifter, and LUT compute results simultaneously; a 4-to-1 MUX selects the valid output, minimizing latency.
- Centralized Control: The control_logic module decodes the 4-bit opcode and drives WEN, ALUctrl, ShifterCtrl, and MuxCtrl signals.

3. System Architecture

The coprocessor is organized as a pipeline of two stages separated by the register file. Internally, it decodes the instruction and routes data through the datapath.

3.1 Top-Level Block Description

The crypto_coprocessor entity is the top-level wrapper. It exposes ports: clk, reset, CTRL, Ra, Rb, Rd, and output buses A, B, W.

Signal Name	Direction	Bit Width	Description
clk	Input	1-bit	System clock — rising-edge triggered

Signal Name	Direction	Bit Width	Description
reset	Input	1-bit	Active-high reset
CTRL	Input	4-bit	Operation control code
Ra, Rb	Input	4-bit	Source register addresses
Rd	Input	4-bit	Destination register address
A, B	Output	16-bit	Registered read-bus outputs
W	Output	16-bit	Write-back data (ALU/Shifter/LUT result)

3.2 Instruction Encoding

The 4-bit CTRL field directly selects the operation. Rd is the destination register; Ra and Rb are the source registers. The register file holds 16 general-purpose 16-bit registers (R0–R15).

4. Module Descriptions

4.1 Input Register

A synchronous (clocked) pipeline register that captures CTRL and Rd on the rising edge of the clock. On active-high reset, CTRL_out is forced to "0111" (NOP) and Rd_out is cleared to zero. This stage isolates the combinational logic from the instruction bus and prevents glitches from propagating downstream.

Signal Name	Direction	Bit Width	Description
clk	Input	1-bit	Clock signal
reset	Input	1-bit	Active-high reset
CTRL_in	Input	4-bit	Incoming control code
Rd_in	Input	4-bit	Incoming destination register
CTRL_out	Output	4-bit	Registered control output
Rd_out	Output	4-bit	Registered destination register output

4.2 Register File

A 16×16 synchronous register file with two asynchronous read ports (Ra, Rb → ABUS, BBUS) and one synchronous write port (Rd, DataIn) gated by the Write Enable signal (WEN).

Signal Name	Direction	Bit Width	Description
clk	Input	1-bit	Clock — write occurs on rising edge

Signal Name	Direction	Bit Width	Description
reset	Input	1-bit	Synchronous reset: restores all 16 registers to their initial values (0x0001–0x0010)
WEN	Input	1-bit	Write enable
Ra, Rb	Input	4-bit	Source register addresses
Rd	Input	4-bit	Destination register address
DataIn	Input	16-bit	Data to write when WEN = '1'
ABUS	Output	16-bit	Asynchronous read output for Ra
BBUS	Output	16-bit	Asynchronous read output for Rb

4.3 Arithmetic Logic Unit (ALU)

A purely combinational 16-bit ALU controlled by a 4-bit ALUctrl signal. It supports eight operations using signed arithmetic.

ALUctrl	Operation	Description
0000	ALUOUT <= ABUS + BBUS	Signed Addition
0001	ALUOUT <= ABUS - BBUS	Signed Subtraction
0010	ALUOUT <= ABUS AND BBUS	Bitwise AND
0011	ALUOUT <= ABUS OR BBUS	Bitwise OR
0100	ALUOUT <= ABUS XOR BBUS	Bitwise XOR
0101	ALUOUT <= NOT ABUS	Bitwise NOT
0110	ALUOUT <= ABUS	Pass-through (MOV)
others	ALUOUT <= 0x0000	NOP / Default

4.4 Shifter Unit

A combinational 16-bit barrel shifter operating on BBUS. The 4-bit ShiftCtrl selects among three rotate/shift operations commonly used in block cipher permutation layers.

ShiftCtrl	Operation	VHDL Expression
1000	Rotate Right by 8 bits	BBUS(7..0) & BBUS(15..8)
1001	Rotate Right by 4 bits	BBUS(3..0) & BBUS(15..4)
1010	Shift Left Logical 8	BBUS(7..0) & x"00"
others	Zero output	ShiftOut <= (others => '0')

4.5 Non-linear Look-Up Table (LUT)

The LUT implements the non-linear S-Box substitution layer, essential for the confusion property in cryptographic primitives. The 8-bit input (LUTIN) is split into two 4-bit nibbles, each passing through an independent 16-entry S-Box. The two 4-bit outputs are concatenated to form the 8-bit LUTOUT.

Signal Name	Direction	Bit Width	Description
LUTIN	Input	8-bit	Lower 8 bits of ABUS
LUTOUT	Output	8-bit	Substituted byte output

4.6 Control Logic

The control_logic module is a purely combinational decoder. It instantiates the ALU, Shifter, and LUT, then routes the correct result to RESULT based on CTRL.

Signal Name	Direction	Bit Width	Description
A_BUS	Input	16-bit	ABUS from register file
B_BUS	Input	16-bit	BBUS from register file
CTRL	Input	4-bit	Operation select code
RESULT	Output	16-bit	Selected computation result

5. Instruction Set Architecture (ISA)

The coprocessor implements a 12-instruction ISA. All instructions use a 4-bit CTRL code. The complete opcode table is shown below.

Opcode	Mnemonic	Operation	WEN	Notes
0000	ADD	Rd <- Ra + Rb	1	Signed addition
0001	SUB	Rd <- Ra - Rb	1	Signed subtraction
0010	AND	Rd <- Ra & Rb	1	Bitwise AND
0011	OR	Rd <- Ra Rb	1	Bitwise OR
0100	XOR	Rd <- Ra ^ Rb	1	Bitwise XOR
0101	NOT	Rd <- ~Ra	1	Bitwise NOT
0110	MOV	Rd <- Ra	1	Pass-through
0111	NOP	No Operation	0	WEN disabled
1000	ROR8	Rd <- ROR8(Rb)	1	Rotate right 8
1001	ROR4	Rd <- ROR4(Rb)	1	Rotate right 4

Opcode	Mnemonic	Operation	WEN	Notes
1010	SLL8	Rd <- SLL8(Rb)	1	Shift left 8
1011	LUT	Rd <- LUT(Ra[7:0])	1	S-Box substitution

6. VHDL Implementation

6.1 Input Register

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity input_register is
  port (
    clk      : in std_logic;
    reset    : in std_logic;
    CTRL_in  : in std_logic_vector(3 downto 0);
    Rd_in    : in std_logic_vector(3 downto 0);
    CTRL_out : out std_logic_vector(3 downto 0);
    Rd_out   : out std_logic_vector(3 downto 0)
  );
end input_register;

architecture Behavioral of input_register is
begin
  process(clk, reset)
  begin
    if reset = '1' then
      CTRL_out <= "0111";
      Rd_out   <= (others => '0');
    elsif rising_edge(clk) then
      CTRL_out <= CTRL_in;
      Rd_out   <= Rd_in;
    end if;
  end process;
end Behavioral;

```

6.1.1 Testbench — Input Register

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity input_register_tb is
end;

architecture behavior of input_register_tb is

  component input_register
    port (
      clk      : in std_logic;
      reset    : in std_logic;
      CTRL_in  : in std_logic_vector(3 downto 0);
      Rd_in    : in std_logic_vector(3 downto 0);
    );
  end component;

```

```
        CTRL_out : out std_logic_vector(3 downto 0);
        Rd_out   : out std_logic_vector(3 downto 0)
    );
end component;

signal clk_tb   : std_logic := '0';
signal reset_tb : std_logic := '0';
signal CTRL_in_tb : std_logic_vector(3 downto 0);
signal Rd_in_tb  : std_logic_vector(3 downto 0);
signal CTRL_out_tb : std_logic_vector(3 downto 0);
signal Rd_out_tb  : std_logic_vector(3 downto 0);

constant clk_period : time := 20 ns;

begin

    DUT: input_register
        port map (
            clk      => clk_tb,
            reset    => reset_tb,
            CTRL_in  => CTRL_in_tb,
            Rd_in    => Rd_in_tb,
            CTRL_out => CTRL_out_tb,
            Rd_out   => Rd_out_tb
        );

    process
    begin
        while true loop
            clk_tb <= '0'; wait for clk_period / 2;
            clk_tb <= '1'; wait for clk_period / 2;
        end loop;
    end process;

    process
    begin

        reset_tb <= '1';
        CTRL_in_tb <= "1010";
        Rd_in_tb <= "1100";
        wait for 20 ns;

        reset_tb <= '0';
        wait for 10 ns;

        CTRL_in_tb <= "0001";
        Rd_in_tb <= "0010";
        wait for 20 ns;

        CTRL_in_tb <= "1111";
        Rd_in_tb <= "0101";
        wait for 20 ns;

        CTRL_in_tb <= "0011";
        Rd_in_tb <= "0110";
        wait for 10 ns;

        CTRL_in_tb <= "0100";
        Rd_in_tb <= "0111";
        wait for 10 ns;
```


```

    reset_tb <= '1';
    wait for 20 ns;

    wait;

end process;

end behavior;
```



6.2 Register File

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity register_file is
    Port (
        clk, reset, WEN : in  STD_LOGIC;
        Ra, Rb, Rd       : in  STD_LOGIC_VECTOR(3 downto 0);
        DataIn           : in  STD_LOGIC_VECTOR(15 downto 0);
        ABUS, BBUS       : out STD_LOGIC_VECTOR(15 downto 0)
    );
end register_file;

architecture Behavioral of register_file is
    type mem_type is array(0 to 15) of std_logic_vector(15 downto 0);
    signal INIT_VALUES : mem_type := (
        0 => x"0001",
        1 => x"0002",
        2 => x"0003",
        3 => x"0004",
        4 => x"0005",
        5 => x"0006",
        6 => x"0007",
        7 => x"0008",
        8 => x"0009",
        9 => x"000A",
        10 => x"000B",
        11 => x"000C",
        12 => x"000D",
        13 => x"000E",
        14 => x"000F",
        15 => x"0010",
        others => (others => '0')
    );

    signal REG_FILE : mem_type := INIT_VALUES;
```

```
begin
  -- Synchronous write
  process(clk)
  begin
    if rising_edge(clk) then
      if reset = '1' then

        REG_FILE <= INIT_VALUES;
      elsif WEN = '1' then
        REG_FILE(to_integer(unsigned(Rd))) <= DataIn;
      end if;
    end if;
  end process;

  -- Asynchronous read
  ABUS <= REG_FILE(to_integer(unsigned(Ra)));
  BBUS <= REG_FILE(to_integer(unsigned(Rb)));
end Behavioral;
```

6.2.1 Testbench — Register File

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity register_file_tb is
end;

architecture behavior of register_file_tb is

  component register_file
    Port (
      clk, reset, WEN : in  STD_LOGIC;
      Ra, Rb, Rd      : in  STD_LOGIC_VECTOR(3 downto 0);
      DataIn          : in  STD_LOGIC_VECTOR(15 downto 0);
      ABUS, BBUS      : out STD_LOGIC_VECTOR(15 downto 0)
    );
  end component;

  signal clk_tb, reset_tb, WEN_tb : std_logic := '0';
  signal Ra_tb, Rb_tb, Rd_tb      : std_logic_vector(3 downto 0);
  signal DataIn_tb                : std_logic_vector(15 downto 0);
  signal ABUS_tb, BBUS_tb         : std_logic_vector(15 downto 0);

  constant clk_period : time := 20 ns;

begin

  DUT: register_file
    port map(
      clk  => clk_tb,
      reset => reset_tb,
      WEN  => WEN_tb,
      Ra   => Ra_tb,
      Rb   => Rb_tb,
      Rd   => Rd_tb,
      DataIn => DataIn_tb,
      ABUS  => ABUS_tb,
      BBUS  => BBUS_tb
    );
```

```
);

process
begin
    while true loop
        clk_tb <= '0'; wait for clk_period/2;
        clk_tb <= '1'; wait for clk_period/2;
    end loop;
end process;

process
begin

    WEN_tb <= '0';
    Ra_tb <= "0000";
    Rb_tb <= "0001";
    wait for 20 ns;

    Ra_tb <= "0100";
    Rb_tb <= "1110";
    wait for 20 ns;

    Rd_tb    <= "0011";
    DataIn_tb <= x"AAAA";
    WEN_tb    <= '1';
    wait until rising_edge(clk_tb);

    WEN_tb <= '0';
    Ra_tb <= "0011";
    wait for 20 ns;

    Rd_tb    <= "1111";
    DataIn_tb <= x"1234";
    WEN_tb    <= '1';
    wait until rising_edge(clk_tb);

    WEN_tb <= '0';
    Ra_tb <= "1111";
    Rb_tb <= "0011";
    wait for 20 ns;


    Rd_tb    <= "0001";
    DataIn_tb <= x"FFFF";
    WEN_tb    <= '0';
    wait until rising_edge(clk_tb);

    Ra_tb <= "0001";
    wait for 20 ns;

    wait;

end process;

end behavior;
```



6.3 ALU

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity ALU is
  Port (
    ABUS, BBUS : in  STD_LOGIC_VECTOR(15 downto 0);
    ALUctrl  : in  STD_LOGIC_VECTOR(3 downto 0);
    ALUOUT   : out STD_LOGIC_VECTOR(15 downto 0)
  );
end ALU;

architecture Behavioral of ALU is
begin
  process(ABUS, BBUS, ALUctrl)
  begin
    case ALUctrl is
      when "0000" => ALUOUT <= std_logic_vector(signed(ABUS) + signed(BBUS)); -- ADD
      when "0001" => ALUOUT <= std_logic_vector(signed(ABUS) - signed(BBUS)); -- SUB
      when "0010" => ALUOUT <= ABUS and BBUS; -- AND
      when "0011" => ALUOUT <= ABUS or BBUS; -- OR
      when "0100" => ALUOUT <= ABUS xor BBUS; -- XOR
      when "0101" => ALUOUT <= not ABUS; -- NOT
      when "0110" => ALUOUT <= ABUS; -- MOV
      when others => ALUOUT <= (others => '0'); -- NOP
    end case;
  end process;
end Behavioral;
```

6.3.1 Testbench — ALU

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity ALU_TB is
end ALU_TB;

architecture Behavioral of ALU_TB is

  component ALU
    Port (
      ABUS, BBUS : in  STD_LOGIC_VECTOR(15 downto 0);
      ALUctrl  : in  STD_LOGIC_VECTOR(3 downto 0);
```

```
        ALUOUT    : out STD_LOGIC_VECTOR(15 downto 0)
    );
end component;

signal ABUS_s, BBUS_s : STD_LOGIC_VECTOR(15 downto 0) := (others => '0');
signal ALUctrl_s      : STD_LOGIC_VECTOR(3 downto 0) := (others => '0');
signal ALUOUT_s       : STD_LOGIC_VECTOR(15 downto 0);

begin

    DUT: ALU
        port map (
            ABUS  => ABUS_s,
            BBUS  => BBUS_s,
            ALUctrl => ALUctrl_s,
            ALUOUT => ALUOUT_s
        );

    stim_proc: process
    begin

        ABUS_s <= std_logic_vector(to_signed(10, 16));
        BBUS_s <= std_logic_vector(to_signed(5, 16));

        ALUctrl_s <= "0000";
        wait for 10 ns;

        ALUctrl_s <= "0001";
        wait for 10 ns;

        ALUctrl_s <= "0010";
        wait for 10 ns;

        ALUctrl_s <= "0011";
        wait for 10 ns;

        ALUctrl_s <= "0100";
        wait for 10 ns;

        ALUctrl_s <= "0101";
        wait for 10 ns;

        ALUctrl_s <= "0110";
        wait for 10 ns;

        ALUctrl_s <= "1111";
        wait for 10 ns;

        ABUS_s <= std_logic_vector(to_signed(-3, 16));
        BBUS_s <= std_logic_vector(to_signed(7, 16));

        ALUctrl_s <= "0000";
        wait for 10 ns;

        ALUctrl_s <= "0001";
        wait for 10 ns;

        wait;
    end process;

end Behavioral;
```

Name	Value	Sti...	000A	FFFD
ABUS_s			000A	FFFD
BBUS_s			0005	0007
ALUctrl_s			0000 0001 0010 0011 0100 0101 0110 1111	0000 0001
ALUOUT_s			000F 0005 0000 000F	000A 0000 0004 FFF6

6.4 Non-Linear LUT

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity nonlinear_lut is
  Port (
    LUTIN : in  STD_LOGIC_VECTOR(7 downto 0);
    LUTOUT : out STD_LOGIC_VECTOR(7 downto 0)
  );
end nonlinear_lut;

architecture Behavioral of nonlinear_lut is
begin
  process(LUTIN)
    variable u : std_logic_vector(3 downto 0);
    variable l : std_logic_vector(3 downto 0);
    variable su : std_logic_vector(3 downto 0);
    variable sl : std_logic_vector(3 downto 0);
  begin
    u := LUTIN(7 downto 4);
    l := LUTIN(3 downto 0);

    -- Upper nibble S-box
    case u is
      when "0000" => su := "0001";
      when "0001" => su := "1011";
      when "0010" => su := "1001";
      when "0011" => su := "1100";
      when "0100" => su := "1101";
      when "0101" => su := "0110";
      when "0110" => su := "1111";
      when "0111" => su := "0011";
      when "1000" => su := "1110";
      when "1001" => su := "1000";
      when "1010" => su := "0111";
      when "1011" => su := "0100";
      when "1100" => su := "1010";
      when "1101" => su := "0010";
      when "1110" => su := "0000";
      when others => su := "0101";
    end case;

    -- Lower nibble S-box
    case l is
      when "0000" => sl := "1111";
      when "0001" => sl := "0000";
      when "0010" => sl := "1101";
      when "0011" => sl := "0111";
      when "0100" => sl := "1011";
      when "0101" => sl := "1110";
      when "0110" => sl := "0101";
      when "0111" => sl := "1010";
    end case;
  end process;
end architecture Behavioral;

```

```
        when "1000" => sl := "1001";
        when "1001" => sl := "0010";
        when "1010" => sl := "1100";
        when "1011" => sl := "0001";
        when "1100" => sl := "0011";
        when "1101" => sl := "0100";
        when "1110" => sl := "1000";
        when others => sl := "0110";
    end case;

    LUTOUT <= su & sl;
end process;
end Behavioral;
```

6.4.1 Testbench — Non-Linear LUT

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity nonlinear_lut_tb is
end nonlinear_lut_tb;

architecture Behavioral of nonlinear_lut_tb is

    component nonlinear_lut
        Port (
            LUTIN : in  STD_LOGIC_VECTOR(7 downto 0);
            LUTOUT : out STD_LOGIC_VECTOR(7 downto 0)
        );
    end component;

    signal LUTIN_s : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
    signal LUTOUT_s : STD_LOGIC_VECTOR(7 downto 0);

begin

    DUT: nonlinear_lut
        port map (
            LUTIN => LUTIN_s,
            LUTOUT => LUTOUT_s
        );

    stim_proc: process
    begin

        LUTIN_s <= "00000000";
        wait for 10 ns;

        LUTIN_s <= "11111111";
        wait for 10 ns;

        LUTIN_s <= "10101010";
        wait for 10 ns;

        LUTIN_s <= "01010101";
        wait for 10 ns;

        LUTIN_s <= "00011110";
        wait for 10 ns;
```

```
LUTIN_s <= "11010010";
wait for 10 ns;

LUTIN_s <= "00010010";
wait for 10 ns;

LUTIN_s <= "11101111";
wait for 10 ns;

LUTIN_s <= "10101100";
wait for 10 ns;

LUTIN_s <= "01111000";
wait for 10 ns;

LUTIN_s <= "10000111";
wait for 10 ns;

wait;

end process;

end Behavioral;
```

Name	Value	Sti...	0	20	40	60	80	100	120	140	160	180	200
LUTOUT_s			1F	56	7C	6E	B8	2D	BD	06	73	39	EA
LUTIN_s			00	FF	AA	55	1E	D2	12	EF	AC	78	87

6.5 Shifter

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity shifter is
  Port (
    BBUS    : in  STD_LOGIC_VECTOR(15 downto 0);
    ShiftCtrl : in  STD_LOGIC_VECTOR(3 downto 0);
    ShiftOut : out STD_LOGIC_VECTOR(15 downto 0)
  );
end shifter;

architecture Behavioral of shifter is
begin
  process(BBUS, ShiftCtrl)
  begin
    case ShiftCtrl is
      -- ROR8: rotate right by 8 bits
      when "1000" => ShiftOut <= BBUS(7 downto 0) & BBUS(15 downto 8);

      -- ROR4: rotate right by 4 bits
      when "1001" => ShiftOut <= BBUS(3 downto 0) & BBUS(15 downto 4);

      -- SLL8: shift-left-logical 8
      when "1010" => ShiftOut <= BBUS(7 downto 0) & x"00";

      when others => ShiftOut <= (others => '0');
    end case;
  end process;
end Behavioral;
```

```
end process;  
end Behavioral;
```

6.5.1 Testbench — Shifter

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;  
  
entity shifter_tb is  
end shifter_tb;  
  
architecture Behavioral of shifter_tb is  
  
    component shifter  
        Port (  
            BBUS      : in  STD_LOGIC_VECTOR(15 downto 0);  
            ShiftCtrl : in  STD_LOGIC_VECTOR(3 downto 0);  
            ShiftOut   : out STD_LOGIC_VECTOR(15 downto 0)  
        );  
    end component;  
  
    signal BBUS_s      : STD_LOGIC_VECTOR(15 downto 0) := (others => '0');  
    signal ShiftCtrl_s : STD_LOGIC_VECTOR(3 downto 0) := (others => '0');  
    signal ShiftOut_s  : STD_LOGIC_VECTOR(15 downto 0);  
  
begin  
  
    DUT: shifter  
        port map (  
            BBUS      => BBUS_s,  
            ShiftCtrl => ShiftCtrl_s,  
            ShiftOut  => ShiftOut_s  
        );  
  
    stim_proc: process  
    begin  
  
        BBUS_s <= x"1234";  
  
        ShiftCtrl_s <= "0000";  
        wait for 10 ns;  
  
        ShiftCtrl_s <= "1000";  
        wait for 10 ns;  
  
        ShiftCtrl_s <= "1001";  
        wait for 10 ns;  
  
        ShiftCtrl_s <= "1010";  
        wait for 10 ns;  
  
        BBUS_s <= x"0000";  
  
        ShiftCtrl_s <= "1000";  
        wait for 10 ns;  
  
        ShiftCtrl_s <= "1001";  
        wait for 10 ns;
```

```
ShiftCtrl_s <= "1010";
wait for 10 ns;

BBUS_s <= x"FFFF";

ShiftCtrl_s <= "1000";
wait for 10 ns;

ShiftCtrl_s <= "1001";
wait for 10 ns;

ShiftCtrl_s <= "1010";
wait for 10 ns;

BBUS_s <= x"A5A5";

ShiftCtrl_s <= "1000";
wait for 10 ns;

ShiftCtrl_s <= "1001";
wait for 10 ns;


ShiftCtrl_s <= "1010";
wait for 10 ns;

ShiftCtrl_s <= "1111";
wait for 10 ns;

wait;

end process;

end Behavioral;
```



6.6 Control Logic

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity control_logic is
    port (
        A_BUS : in std_logic_vector(15 downto 0);
        B_BUS : in std_logic_vector(15 downto 0);
        CTRL  : in std_logic_vector(3 downto 0);
        RESULT : out std_logic_vector(15 downto 0)
    );
end control_logic;

architecture Behavioral of control_logic is

    component ALU
        port (
            ABUS, BBUS : in std_logic_vector(15 downto 0);
```

```
        ALUctrl  : in std_logic_vector(3 downto 0);
        ALUOUT   : out std_logic_vector(15 downto 0)
    );
end component;

component shifter
    port (
        BBUS      : in std_logic_vector(15 downto 0);
        ShiftCtrl : in std_logic_vector(3 downto 0);
        ShiftOut   : out std_logic_vector(15 downto 0)
    );
end component;

component nonlinear_lut
    port (
        LUTIN : in std_logic_vector(7 downto 0);
        LUTOUT : out std_logic_vector(7 downto 0)
    );
end component;

signal alu_out  : std_logic_vector(15 downto 0);
signal shift_out : std_logic_vector(15 downto 0);
signal lut_out  : std_logic_vector(7 downto 0);

begin

-----
-- Parallel combinational units
-----

U1: ALU
    port map (
        ABUS  => A_BUS,
        BBUS  => B_BUS,
        ALUctrl => CTRL,
        ALUOUT => alu_out
    );

U2: shifter
    port map (
        BBUS      => B_BUS,
        ShiftCtrl => CTRL,
        ShiftOut   => shift_out
    );

U3: nonlinear_lut
    port map (
        LUTIN => A_BUS(7 downto 0),
        LUTOUT => lut_out
    );

-- Control multiplexing logic (combinational)

process(CTRL, alu_out, shift_out, lut_out, A_BUS)
begin
    if CTRL(3) = '0' then
        -- ALU operations (0xxx)
        RESULT <= alu_out;
    else
```

```
-- Shift / LUT operations (1xxx)

if CTRL(1 downto 0) = "11" then
    -- LUT operation (1x11)
    RESULT <= A_BUS(15 downto 8) & lut_out;

else
    -- Shift operations (1x00 / 1x01 / 1x10)
    RESULT <= shift_out;
end if;

end if;
end process;

end Behavioral;
```

6.6.1 Testbench — Control Logic

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity control_logic_tb is
end control_logic_tb;

architecture Behavioral of control_logic_tb is

    component control_logic
        port (
            A_BUS : in  std_logic_vector(15 downto 0);
            B_BUS : in  std_logic_vector(15 downto 0);
            CTRL  : in  std_logic_vector(3  downto 0);
            RESULT : out std_logic_vector(15 downto 0)
        );
    end component;

    signal A_BUS_s : std_logic_vector(15 downto 0) := (others => '0');
    signal B_BUS_s : std_logic_vector(15 downto 0) := (others => '0');
    signal CTRL_s  : std_logic_vector(3  downto 0) := (others => '0');
    signal RESULT_s : std_logic_vector(15 downto 0);

begin

    DUT: control_logic
        port map (
            A_BUS => A_BUS_s,
            B_BUS => B_BUS_s,
            CTRL  => CTRL_s,
            RESULT => RESULT_s
        );

    stim_proc: process
    begin

        A_BUS_s <= x"1234";
        B_BUS_s <= x"ABCD";

        CTRL_s <= "0000";
        wait for 10 ns;

        CTRL_s <= "0001";
```

```
wait for 10 ns;

CTRL_s <= "0010";
wait for 10 ns;

CTRL_s <= "0011";
wait for 10 ns;

CTRL_s <= "0100";
wait for 10 ns;

CTRL_s <= "0101";
wait for 10 ns;

CTRL_s <= "0110";
wait for 10 ns;

CTRL_s <= "1000";
wait for 10 ns;

CTRL_s <= "1001";
wait for 10 ns;

CTRL_s <= "1010";
wait for 10 ns;

CTRL_s <= "1011";
wait for 10 ns;

CTRL_s <= "1111";
wait for 10 ns;

A_BUS_s <= x"0000";
B_BUS_s <= x"FFFF";

CTRL_s <= "0000";
wait for 10 ns;

CTRL_s <= "1000";
wait for 10 ns;

CTRL_s <= "1011";
wait for 10 ns;

A_BUS_s <= x"A5A5";
B_BUS_s <= x"5A5A";

CTRL_s <= "0011";
wait for 10 ns;

CTRL_s <= "1010";
wait for 10 ns;

CTRL_s <= "1011";
wait for 10 ns;

wait;

end process;

end Behavioral;
```

Name	Value	St...	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
+	A_BUS_s		1234										0000					A5A5				
+	B_BUS_s		ABCD										FFFF					5A5A				
+	CTRL_s		0000	0001	0010	0011	0100	0101	0110	1000	1001	1010	1011	1111	0000	1000	1011	0011	1010	1011		
+	RESULT_s		BE01	6667	0204					1234					12CB				001F			A57E

6.7 Cryptographic Coprocessor (Top-Level)

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity crypto_coprocessor is
    port (
        clk, reset : in  std_logic;
        CTRL       : in  std_logic_vector(3 downto 0);
        Ra, Rb, Rd : in  std_logic_vector(3 downto 0);
        A, B, W    : out std_logic_vector(15 downto 0)
    );
end crypto_coprocessor;

architecture Behavioral of crypto_coprocessor is

    -- COMPONENTS

    component register_file
        port (
            clk, reset, WEN : in  std_logic;
            Ra, Rb, Rd      : in  std_logic_vector(3 downto 0);
            DataIn          : in  std_logic_vector(15 downto 0);
            ABUS, BBUS     : out std_logic_vector(15 downto 0)
        );
    end component;

    component control_logic
        port (
            A_BUS : in  std_logic_vector(15 downto 0);
            B_BUS : in  std_logic_vector(15 downto 0);
            CTRL  : in  std_logic_vector(3 downto 0);
            RESULT : out std_logic_vector(15 downto 0)
        );
    end component;

    component input_register
        port (
            clk, reset : in  std_logic;

            CTRL_in : in  std_logic_vector(3 downto 0);
            Rd_in   : in  std_logic_vector(3 downto 0);

            CTRL_out : out std_logic_vector(3 downto 0);
            Rd_out   : out std_logic_vector(3 downto 0)
        );
    end component;

```

```
-- INTERNAL SIGNALS

signal A_s, B_s, W_s : std_logic_vector(15 downto 0);

signal ctrl_s, rd_s : std_logic_vector(3 downto 0);

signal wen : std_logic;

begin

-- REGISTER FILE

RF: register_file
  port map(
    clk  => clk,
    reset => reset,
    WEN  => wen,

    Ra  => Ra,
    Rb  => Rb,
    Rd  => rd_s,

    DataIn => W_s,

    ABUS  => A_s,
    BBUS  => B_s
  );

-- CONTROL LOGIC

CL: control_logic
  port map(
    A_BUS => A_s,
    B_BUS => B_s,
    CTRL  => ctrl_s,
    RESULT => W_s
  );

-- INPUT REGISTER (PIPELINE STAGE)

IR: input_register
  port map(
    clk  => clk,
    reset => reset,

    CTRL_in  => CTRL,
    Rd_in    => Rd,

    CTRL_out => ctrl_s,
    Rd_out   => rd_s
  );
```

```
-- WRITE ENABLE LOGIC
-- NOP = "0111"

wen <= '0' when ctrl_s = "0111" else '1';

-- OUTPUT PORTS

A <= A_s;
B <= B_s;
W <= W_s;

end Behavioral;
```

6.4.1 Testbench — Cryptographic Coprocessor

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity crypto_coprocessor_tb is
end crypto_coprocessor_tb;

architecture behavior of crypto_coprocessor_tb is

    component crypto_coprocessor
        port(
            clk, reset : in  std_logic;
            CTRL       : in  std_logic_vector(3 downto 0);
            Ra, Rb, Rd : in  std_logic_vector(3 downto 0);
            A, B, W    : out std_logic_vector(15 downto 0)
        );
    end component;

    signal clk_tb, reset_tb : std_logic := '0';
    signal CTRL_tb : std_logic_vector(3 downto 0) := "0111";
    signal Ra_tb, Rb_tb, Rd_tb : std_logic_vector(3 downto 0) := "0000";
    signal A_tb, B_tb, W_tb : std_logic_vector(15 downto 0);

    constant clk_period : time := 20 ns;

begin

    DUT: crypto_coprocessor
        port map(
            clk => clk_tb,
            reset => reset_tb,
            CTRL => CTRL_tb,
            Ra => Ra_tb,
            Rb => Rb_tb,
            Rd => Rd_tb,
            A => A_tb,
            B => B_tb,
            W => W_tb
        );
```

```
-- CLOCK GENERATOR

clk_process : process
begin
    while true loop
        clk_tb <= '0';
        wait for clk_period / 2;

        clk_tb <= '1';
        wait for clk_period / 2;
    end loop;
end process;

-- STIMULUS

stim_proc : process
begin

    -- RESET

    reset_tb <= '1';
    CTRL_tb <= "0111"; -- NOP
    Ra_tb <= "0101"; -- R5
    Rb_tb <= "1110"; -- R14
    Rd_tb <= "0000";
    wait for clk_period;

    -- ADD

    CTRL_tb <= "0000";
    reset_tb <= '0';
    wait until falling_edge(clk_tb);
    wait until rising_edge(clk_tb);

    -- SUB

    wait until falling_edge(clk_tb);
    CTRL_tb <= "0001";

    wait until rising_edge(clk_tb);

    -- AND

    wait until falling_edge(clk_tb);
    CTRL_tb <= "0010";

    wait until rising_edge(clk_tb);

    -- OR
```

```
wait until falling_edge(clk_tb);
CTRL_tb <= "0011";
wait until rising_edge(clk_tb);

-- XOR

wait until falling_edge(clk_tb);
CTRL_tb <= "0100";
wait until rising_edge(clk_tb);

-- NOT

wait until falling_edge(clk_tb);
CTRL_tb <= "0101";
wait until rising_edge(clk_tb);

-- ROR8

wait until falling_edge(clk_tb);
CTRL_tb <= "1000";
wait until rising_edge(clk_tb);

-- ROR4

wait until falling_edge(clk_tb);
CTRL_tb <= "1001";
wait until rising_edge(clk_tb);

-- SLL8

wait until falling_edge(clk_tb);
CTRL_tb <= "1010";
wait until rising_edge(clk_tb);

-- LUT

wait until falling_edge(clk_tb);
CTRL_tb <= "1011";
wait until rising_edge(clk_tb);

-- END


wait;

end process;

end behavior;
```

- **A_tb** ==> represent the First Number
- **B_tb** ==> represent the First Number
- **W_tb** ==> represent the Result of the operation which applied on A_TB and B_TB or on one of them
- **CTRL_tb** ==> represent the Operation [In Image opcode == CTRL_tb]

Instruction	
Operation	Opcode
ADD	0000
SUB	0001
AND	0010
OR	0011
XOR	0100
NOT	0101
MOV	0110
NOP	0111
ROR8	1000
ROR4	1001
SLL8	1010
LUT	1011



7. Simulation & Verification

Each module was independently verified with a dedicated VHDL testbench before integration. The top-level testbench exercises all 12 ISA instructions sequentially.

7.1 Arithmetic Operations

ADD (0000): The ADD testbench confirmed that ALUOUT correctly computes the signed 16-bit sum. WEN = 1 commits the result to the destination register.

SUB (0001): Subtraction was verified with signed operands. Results matched expected signed arithmetic outputs.

AND / OR / XOR / NOT / MOV: All logical operations produced bit-exact results matching VHDL expressions.

7.2 Shift Operations

ROR8 (1000): Input 0x1234 produces 0x3412 (bytes swapped). Verified with ShiftCtrl = "1000".

ROR4 (1001): Input 0x1234 produces 0x4123. Verified with ShiftCtrl = "1001".

SLL8 (1010): Input 0x1234 produces 0x3400 (lower byte zeroed). Verified with ShiftCtrl = "1010".

7.3 Non-linear LUT

The LUT testbench applied multiple inputs (0x00, 0xFF, 0xAA, 0x55, 0x12, 0xFF) and confirmed that each nibble was independently substituted according to the S-Box mappings.


7.4 Control Logic Assertions

The control_logic testbench tests all ALU, shift, and LUT operations via the CTRL bus. ALU operations are selected when CTRL(3)=0'; shift/LUT operations when CTRL(3)=1'.

7.5 Integration Test — Crypto Coprocessor

The top-level testbench exercises the full instruction pipeline: RESET, then sequential ADD, SUB, AND, OR, XOR, NOT, ROR8, ROR4, SLL8, and LUT instructions. All produced the expected register file updates confirmed by simulation waveforms.

8. Schematic Diagram



9. Conclusion

This project successfully implements a fully functional 16-bit cryptographic coprocessor in VHDL. The modular design allowed each component to be independently developed and verified before integration, ensuring correctness at the system level.

Key design decisions:

- Parallel combinational units reduce latency to a single MUX select delay after the register file read.
- The LUT-based S-Box provides efficient non-linear substitution without additional clock cycles.
- Structural modeling at the top level makes the design easily extensible.
- All 12 ISA instructions were verified through simulation with assertion-based testbenches.

The design demonstrates how dedicated hardware accelerators can offload cryptographic computation from a general-purpose processor, achieving higher throughput with deterministic timing — a critical requirement for real-time secure communication systems.