
Sequential 8x8 multiplier

Build an 8x8 multiplier. The input to the multiplier consists of two 8-bit multiplicands (dataa and datab) and the output from the multiplier is 16-bit product (product8x8_out). Additional outputs are a done bit (done_flag) and seven signals to drive a 7 segment display (seg_a, seg_b, seg_c, seg_d, seg_e, seg_f & seg_g).


1- 16-bit adder:



```
module adder(
    input [15:0] dataa, datab,
    output [15:0] sum);
assign sum = dataa + datab;
endmodule
module adder_TB();
reg [15:0] dataa ;
reg [15:0] datab;
wire [15:0] sum;
adder adder1(dataa , datab, sum);
begin
    $monitor("dataa = %0d datab = %0d Sum= %0d", dataa , datab , sum);
    dataa = 0; datab =0;
    dataa = 1;
    datab = 2;
    end
endmodule
```

```
# vsim adder_TB
# Project file D:/verilog/mini_project.mpf is write protected, data cannot be saved.
# Unable to save project.
# ** Warning: (vsim-14) Failed to open "D:/verilog/mini_project.mpf" specified by the MODELSII
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open ini file "D:/verilog/mini_project.mpf" in read mode.
# Invalid argument. (errno = EINVAL)
# Loading work.adder_TB
# Loading work.adder
VSIM 269> run 50
# dataa = 0 datab = 0 Sum= 0
# dataa = 1 datab = 2 Sum= 3
VSIM 270>
```


2- 4x4 multiplier:



```
module mult4x4(
 input [3:0] A,
 input [3:0] B,
 output reg [7:0] Product
 always @(A, B) begin
   Product = A * B;
module tb_mul_4x4; //make module to test the encoder
 reg [3:0] A; //reg as we assign values to it in the inital block
 reg [3:0] B;
 wire [7:0] Product; //wire as it it the output of the module
    .A(A),
    .B(B),
    .Product(Product)
 initial begin
   $monitor("A = %b, B = %b, Product = %d", A, B, Product);
   A = 2; // Testcase 1
   #10;
   A = 7; // Testcase 2
   #10;
endmodule
```

```
# Loading work.mul_4x4
VSIM 271> run 200
# A = 0010, B = 0011, Product = 6
# A = 0111, B = 0101, Product = 35
VSIM 272>
```

3-1 multiplexer:



```
module mux4( input wire [3:0] mux_in_a ,
 input wire [3:0] mux_in_b ,
 input mux_sel ,
 output reg[3:0]mux_out
 always @(*)
   case (mux sel )
  1'b0 : mux_out <= mux_in_a ;
  1'b1 : mux_out <= mux_in_b ;
endmodule
module mux_TB();
wire [3:0] out;
reg [3:0] in_a,in_b;
reg sel;
mux mux1 (in_a,in_b,sel,out);
  $monitor("in_a=%d in_b=%d sel=%d out=%d",in_a,in_b,sel,out);
in_a=1; in_b=2; sel=0;
in_a=1; in_b=2; sel=1;
endmodule
```

```
# Loading work.mux
VSIM 273> run 100
# in_a= 1 in_b= 2 sel=0 out= 1
# in_a= 1 in_b= 2 sel=1 out= 2
VSIM 274>]
```

4-Shifter



```
module shifter(
   input [7:0] inp,
   input [1:0] shift_cntr,
   output reg [15:0] shift_out);
always@(*) begin
     case(shift cntr)
       0,3 : shift_out = inp;
        1 : shift_out = inp << 4;
        2 : shift_out = inp << 8;
        default : shift_out = inp;
endmodule
module r_TB();
reg [7:0] inp;
reg [1:0] shift_cntr;
wire [15:0] shift_out;
shifter s(inp,shift_cntr,shift_out);
$monitor("shift_cntr=%d , in_data= %b =>>> shift_out=%b",shift_cntr,inp,shift_out);
inp = 7;
shift_cntr = 0;
#10
shift_cntr = 1;
#10
shift_cntr = 2;
shift_cntr = 3;
endmodule
```

Group 1

Mohamed Mohamed tarek Mohamed salah Abdalla Elgohary waleed Emad

```
VSIM 275> run 100


# shift_cntr=0 , in_data= 00000111 =>>> shift_out=0000000000000111

# shift_cntr=1 , in_data= 00000111 =>>> shift_out=0000000001110000


# shift_cntr=2 , in_data= 00000111 =>>> shift_out=0000011100000000

# shift_cntr=3 , in_data= 00000111 =>>> shift_out=000000000000111

VSIM 276>]
```



7-segment display encoder:



- Write Verilog code to perform encoder as following table:

```
module seven_segment_encoder(
    input [2:0] bin,
    output reg seg_a,
    output reg seg_b,
    output reg seg_c,
    output reg seg_d,
    output reg seg_d,
    output reg seg_d,
    output reg seg_e,
    output reg seg_e,
    output reg seg_g,
    output
```

```
module tb_encoder; //make module to test the encode
   reg [2:0] bin; //reg as we assign values to it in the inital block
   wire seg_a; //wire as it it the output of the module
   wire seg_b;
   wire seg_c;
   wire seg_d;
   wire seg_e;
   wire seg_g;
   wire seg_f;
       .bin(bin),
       .seg_a(seg_a),
       .seg_b(seg_b),
       .seg_c(seg_c),
       .seg_d(seg_d),
       .seg_e(seg_e),
       .seg_g(seg_g),
       .seg_f(seg_f)
       $monitor("bin = %b, seg = %b", bin, seg); //display the output
       bin = 3'b000; // Test for 0
       bin = 3'b001; // Test for 1
       #10;
```

```
initial begin
fmonitor("bin = %b, seg = %b", bin, seg); //display the output

bin = 3'b000; // Test for 0
#10; //a delay of 10 time units

bin = 3'b001; // Test for 1
#10;

bin = 3'b010; // Test for 2
#10;

bin = 3'b011; // Test for 3

bin = 3'b100;


// Test for other values
bin = 3'b100;
#10;

bin = 3'b101;
#10;

bin = 3'b110;
#10;


sendmodule
endmodule
```

Group 1



```
# Invalid argument. (errno = EINVAL)
# Loading work.tb_encoder
# Loading work.seven_segment_encoder
VSIM 282> run 100
# bin = 000, seg_a = 1
# bin = 001, seg_a = 0
# bin = 010, seg_a = 1
# bin = 011, seg_a = 1
# bin = 101, seg_a = 1
# bin = 101, seg_a = 1
# bin = 101, seg_a = 1
# bin = 111, seg_a = 1
# bin = 111, seg_a = 1
# bin = 111, seg_a = 1
# thin = 111, seg_a = 1
```


reg16



```
module reg16(
    input clk,sclr,clk_en,
    input [15:0] datain,
    output reg [15:0] reg_out);
always@(posedge clk) begin
    if(clk_en) begin
        if(!sclr)
            reg_out <= 0;
            reg_out <= datain;
endmodule
module TB();
reg clk ,sclr,clk_en;
reg [15:0] datain;
wire [15:0] reg_out;
reg16 r(clk,sclr,clk_en,datain,reg_out);
  $monitor("sclr=%b clk_en=%b datain=%d reg_out=%d",sclr,clk_en,datain,reg_out);
clk = 0; clk_en=0; sclr=1; datain=2;
clk_en=1;
sclr=0;
#80;
endmodule
```


```
# Invalid argument. (errno = EINVAL)
# Loading work.TB
# Loading work.regl6
VSIM 289> run 100
# sclr=1 clk_en=0 datain=
                           2 reg out=
# sclr=1 clk_en=1 datain=
                           2 reg_out=
# sclr=1 clk_en=1 datain=
                                        2
                           2 reg_out=
 sclr=0 clk_en=1 datain=
                                        2
                           2 reg_out=
# sclr=0 clk_en=1 datain=
                           2 reg_out=
VSIM 290>
```

2-bit Counter with asynchronous control:




```
module counter(
          input clk,aclr_n,
          output reg [1:0] count_out
          always@(posedge clk)
          begin
              count_out <=0;</pre>
              if(!aclr_n)
                  count_out <=0;</pre>
              else count_out <= count_out+1 ;</pre>
     endmodule
14
     module tb_counter;
     reg clk;
     reg res;
     wire [1:0] out;
          .clk(clk),
          .aclr_n(res),
          .count_out(out)
     //Makes the clk changes its state every 5ns
     always #5 clk = ~clk;
          initial begin
              clk <=0;
              res <=0;
              #20 res <=1;
              #40 res <=0;
              #30 res <=1;
              #100 $finish;
     endmodule
```

Group 1





Multiplier controller





| CALC | DONE | START = 0 | ST

The outputs of mult_control state machine control the other blocks in the design










Top module:

```
module top (
1
    input [7:0] dataa,datab , input start, reseta , clk ,
      output [15:0] product8x8 , output doneflag ,seg_a, seg_b, seg_c,
       seg_d, seg_e, seg_f,seg_g);
        wire [3:0] aout,bout;
        wire [7:0] product;
        wire [15:0] shift out , sum;
        wire [2:0] state_out;
        wire [1:0] sel ,shift,count;
        wire clk ena, sclr n;
        mux4 m1(dataa[3:0],dataa[7:4],sel[1],aout);
        mux4 m2(datab[3:0],datab[7:4],sel[0],bout);
        mult4x4 mul1(aout,bout,product);
        shifter s1(product, shift,shift_out);
        adder d1(shift_out,product8x8,sum);
        reg16 r1(clk ,sclr_n,clk_ena,sum,product8x8);
        multcont mc1(clk,reseta,start,count,sel,shift,state_out,doneflag,clk_ena,
        counter c1(clk,(!start),count);
        seven_segment_encoder sse1 (state_out,seg_a,seg_b,seg_c,seg_d,seg_e,seg_f
    endmodule
```

Top schematic



Top Test bench:

```
module tst();
reg [7:0] dataa, datab;
reg start , reset_a,clk;
wire [15:0] product8x8;
wire done_flag,a,b,c,d,e,f,g;
top t1(dataa,datab,start,reset_a,clk,product8x8,done_flag,a,b,c,d,e,f,g);
    $monitor("time=%0t clk=%b dataa=%0d datab=%0d reset a=%b start=%b product
    #5 clk=~clk;
initial begin
clk=1; reset_a=1; start=0; dataa=12; datab=4;
@(negedge clk)
reset_a=0;
@(negedge clk)
reset_a=1; start=1;
@(negedge clk)
start=0;
repeat(4)
    @(negedge clk);
$stop();
endmodule
```

Group 1

```
# Loading work.mult4x4
 Loading work.shifter
# Loading work.adder
# Loading work.reg16
# Loading work.multcont
# Loading work.counter
# Loading work.seven_segment_encoder
VSIM 293> run 200
# time=0 clk=1 dataa=12 datab=4 reset_a=1 start=0 product8x8=x done_flag=x abcdefg=xxxxxxx
# time=5 clk=0 dataa=12 datab=4 reset a=0 start=0 product8x8=x done flag=x abcdefg=1111110
# time=10 clk=1 dataa=12 datab=4 reset_a=0 start=0 product8x8=x done_flag=x abcdefg=1111110
# time=15 clk=0 dataa=12 datab=4 reset_a=1 start=1 product8x8=x done_flag=0 abcdefg=1111110
# time=20 clk=1 dataa=12 datab=4 reset a=1 start=1 product8x8=0 done flag=0 abcdefg=0110000
# time=25 clk=0 dataa=12 datab=4 reset_a=1 start=0 product8x8=0 done flag=0 abcdefg=0110000
# time=30 clk=1 dataa=12 datab=4 reset_a=1 start=0 product8x8=48 done_flag=0 abcdefg=1101101
# time=35 clk=0 dataa=12 datab=4 reset_a=1 start=0 product8x8=48 done_flag=0 abcdefg=1101101
# time=40 clk=1 dataa=12 datab=4 reset_a=1 start=0 product8x8=48 done_flag=0 abcdefg=1101101
# time=45 clk=0 dataa=12 datab=4 reset a=1 start=0 product8x8=48 done flag=0 abcdefg=1101101
# time=50 clk=1 dataa=12 datab=4 reset a=1 start=0 product8x8=48 done flag=0 abcdefg=1111001
# time=55 clk=0 dataa=12 datab=4 reset_a=1 start=0 product8x8=48 done_flag=0 abcdefg=1111001
# time=60 clk=1 dataa=12 datab=4 reset_a=1 start=0 product8x8=48 done_flag=1 abcdefg=1001111
# Break in Module tst at D:/verilog/top.v line 46
VSIM 294>
```