

PROJECT APB UART

Prepared by : mohamed khames

Prepared for:

Eng. mohamed tareq



Design code for TX:-

```
module uart_tx (
                                               clk,
                 input wire
                 input wire
                                               rst,
                                                                 // synchronous active-high
                 input wire [31:0] baud_div,
                                                                 // 1-cycle pulse
                 input wire
                                               tx start,
                 input wire [7:0]
                                               tx_data,
                 output reg
                                               tx busy,
                 output red
10
                 output reg
                                               tx_done
12
13
                 // states
                 localparam S_IDLE = 3'd0;
                localparam S_START = 3'd1;
localparam S_DATA = 3'd2;
localparam S_STOP = 3'd3;
localparam S_DONE = 3'd4;
16
18
19
                 reg [2:0] state, nxt_state;
21
                 reg [31:0] baud_cnt;
                reg [2:0] bit_cnt;
reg [7:0] shift_reg;
22
24
25
                 // seguential
                 always @(posedge clk) begin
                       if (rst) begin
28
29
                             state <= S_IDLE;
baud_cnt <= 32'd0;
                             bit_cnt <= 3'd0;
                             shift_reg <= 8'd0;
31
32
                             tx <= 1'b1;
                             tx_busy <= 1'b0;
tx_done <= 1'b0;</pre>
34
35
                       end else begin
                             state <= nxt_state;
37
38
                              // default tx_done low; pulse one cycle when entering DONE
                             if (state == S_DONE)
   tx_done <= 1'bl;</pre>
39
40
41
                             else
42
                                    tx_done <= 1'b0;</pre>
43
44
                             case (state)
45
                                   S_IDLE: begin
                                        tx <= 1'b1:
                                       tx_busy <= 1'b0;
if (tx_start) begin</pre>
                                            Shift reg <= tx_data;

// load counter for one bit: use baud_div-1 so it counts down to 0 inclusive baud_cnt <= (baud_div == 0) ? 32'dl : baud_div - 1;
50
52
53
54
55
                                            bit_cnt <= 3'd0;
tx_busy <= 1'b1;</pre>
                                       end
                                 end
                                 S_START: begin
58
59
                                      tx <= 1'b0; // start bit
tx_busy <= 1'b1;</pre>
                                       if (baud_cnt == 0) begin
   // finished start bit; reload for data bit
62
63
64
65
                                             baud_cnt <= (baud_div == 0) ? 32'dl : baud_div - 1;
                                      baud_cnt <= baud_cnt - 1;
66 67 68 69 70 71 72 73 74 75 76 77 78 80 81 82 83 84 85 86 87 88
                                 end
                                 S_DATA: begin
                                       tx <= shift_reg[0];
                                      tx busy <= 1'b1;
if (baud_cnt == 0) begin
    // shift after bit time
    shift_reg <= (1'b0, shift_reg[7:1]);
    bit_ent <= bit_ent + 1;
    baud_ent <= (baud_div == 0) ? 32'd1 : baud_div - 1;
and also begin</pre>
                                       end else begin
  baud_cnt <= baud_cnt - 1;</pre>
                                       end
                                 S_STOP: begin
                                       tx <= 1'b1; // stop bit
                                       tx_busy <= 1'b1;
if (baud_cnt == 0) begin</pre>
                                       // finished end else begin
                                            baud_cnt <= baud_cnt - 1;</pre>
89
90
                                 S DONE: begin
```


```
92
                            tx <= 1'b1;
93
                            tx_busy <= 1'b0;
94
                        end
 95
      中
96
                        default: begin
                            tx <= 1'bl;
97
                            tx_busy <= 1'b0;
98
99
100
                    endcase
101
                end
102
            end
103
104
            // combinational next-state
105
            always @(*) begin
106
               nxt_state = state;
107
                case (state)
108
                    S_IDLE: if (tx_start) nxt_state = S_START;
109
                    S_START: if (baud_cnt == 32'd0) nxt_state = S_DATA;
110
                    S DATA: if ((baud cnt == 32'd0) && (bit cnt == 3'd7)) nxt state = S STOP;
                    S_STOP: if (baud_cnt == 32'd0) nxt_state = S_DONE;
111
112
                    S DONE: nxt state = S IDLE;
113
                endcase
114
            end
115
      endmodule
116
117
```

Test bunch for TX:-

```
2
     module tb uart tx;
3
          reg clk;
4
           reg rst;
           reg [31:0] baud_div;
5
           reg tx_start;
           reg [7:0] tx_data;
           wire tx;
           wire tx busy;
          wire tx_done;
10
11
           // Clock 100MHz = 10ns period
12
13
           initial clk = 0;
14
           always #5 clk = ~clk;
15
16
           // DUT
           uart_tx uut (
17
18
              .clk(clk),
19
               .rst(rst),
20
               .baud_div(baud_div),
21
               .tx_start(tx_start),
22
               .tx_data(tx_data),
23
               .tx(tx).
24
               .tx_busy(tx_busy),
25
               .tx_done(tx_done)
26
           );
27
28
           initial begin
29
              $dumpfile("tb uart tx.vcd");
30
               $dumpvars(0, tb_uart_tx);
31
32
               // init
33
               rst = 1;
34
               baud_div = 32'd4;
35
               tx_start = 0;
               tx_data = 8'h00;
36
37
38
               // reset pulse
39
               #20 rst = 0;
40
               #20;
```

```
41
42
               // send 0x55
43
               tx data = 8'h55;
               @(posedge clk);
44
45
                                   // pulse
               tx_start = 1;
46
               @(posedge clk);
47
               tx_start = 0;
48
49
               wait (tx_done);
               $display("Finished sending 0x55 at time %0t", $time);
50
51
52
               // delay then send 0xA3
53
               #50;
54
               tx_data = 8'hA3;
55
               @(posedge clk);
56
               tx_start = 1;
57
               @(posedge clk);
58
               tx_start = 0;
59
60
               wait (tx_done);
               $display("Finished sending 0xA3 at time %0t", $time);
61
62
63
               #200;
64
               $finish;
65
           end
      L endmodule
66
```

RTL RESULTS FOR TX:-



DESGIN CODE FOR RX:-


```
module uart rx (
                                     clk,
             input wire
 4
             input wire
                                     rst,
5
             input wire [31:0] baud_div,
 6
             input wire
                                     rx_pin,
             output reg [7:0]
                                     rx data,
8
             output reg
                                     rx done,
 9
             output reg
                                     rx_busy,
10
             output reg
                                     rx_error
11
       );
12
13
             // states
14
             localparam R_IDLE
                                     = 3'd0;
15
             localparam R_START = 3'd1;
             localparam R_DATA = 3'd2;
localparam R_STOP = 3'd3;
16
17
             localparam R_STOP
             localparam R_DONE = 3'd4;
18
19
20
             reg [2:0] state, nxt_state;
21
             reg [31:0] baud_cnt;
22
             reg [2:0] bit_cnt;
23
             reg [7:0] shift_reg;
24
25
             // synchronizer for rx_pin (2-flop)
26
             reg rx_sync1, rx_sync2;
27
             always @(posedge clk) begin
28
                  if (rst) begin
29
                       rx_syncl <= 1'bl;
30
                       rx sync2 <= 1'b1;
31
                  end else begin
32
                      rx_syncl <= rx_pin;
                       rx_sync2 <= rx_sync1;
33
34
                  end
35
             end
36
             wire rx_synced = rx_sync2;
37
38
              // sequential FSM
             always @(posedge clk) begin
39
40
                  if (rst) begin
41
                    state <= R_IDLE;
42
                    baud_cnt <= 32'd0;
bit cnt <= 3'd0;</pre>
43
                    shift_reg <= 8'd0;
rx_data <= 8'd0;
rx_done <= 1'b0;
45
46
                    rx_busy <= 1'b0;
48
                    rx_error <= 1'b0;
               end else begin
49
50
                    state <= nxt_state;
51
52
53
                   // Default outputs
rx_done <= 1'b0;</pre>
55
56
                    case (state)
                        R_IDLE: begin
57
58
59
60
                             rx_busy <= 1'b0;
                             rx_error <= 1'b0;
                             if (rx_synced == 1'b0) begin // Start bit detected
baud_cnt <= (baud_div >> 1) - 1; // Sample at middle of start bit
61
62
63
64
65
66
67
68
69
70
71
72
73
                                 rx_busy <= 1'b1;
                            end
                        end
                        R_START: begin
                            if (baud cnt == 32'd0) begin
                                 // Verify start bit is still low
                                 if (rx_synced == 1'b0) begin
  baud_cnt <= baud_div - 1; // Full bit period for data bits</pre>
                                     bit_cnt <= 3'd0;
                                 end
                             end else begin
                                 baud cnt <= baud cnt - 1;
75
                        end
                        R_DATA: begin
```

```
if (baud cnt == 32'd0) begin
79
80
81
82
83
84
85
86
87
88
99
91
92
93
94
95
96
97
98
99
90
91
                                          // Shift in LSB first
                                         bittreg <= {rx_synced, shift_reg[7:1]};
bit_cnt <= bit_cnt + 1;
baud_cnt <= baud_div - 1;</pre>
                                    end else begin
baud_cnt <= baud_cnt - 1;
                              end
end
                              R_STOP: begin
  if (baud_cnt == 32'd0) begin
    // Check stop bit
  if (rx_synced == 1'b1) begin
    rx_data <= shift_reg;
    rx_error <= 1'b0;
    rad_else_begin</pre>
                                         end else begin
  rx_data <= shift_reg;
  rx_error <= 1'bl; // Framing error</pre>
                                          end
                                    end
end else begin
baud_cnt <= baud_cnt - 1;
                                    end
102
103
                               R_DONE: begin
                              rx_done <= 1'b1;
rx_busy <= 1'b0;
end
104
105
106
107
               end
end
                         endcase
108
109
110
111
                // next-state combinational logic
112
113
               always @(*) begin
nxt_state = state;
                     case (state)
R_IDLE: begin
114
115
                             if (rx_synoed == 1'b0) // Start bit detected
    nxt_state = R_START;
116
117
118
119
                         end
                         120
121
122
124
125
                                              nxt_state = R_IDLE;
126
                                   end
127
                              end
128
        F
129
                              R_DATA: begin
                                  if ((baud_cnt == 32'd0) && (bit_cnt == 3'd7))
130
                                          nxt_state = R_STOP;
131
132
                              end
        中
133
                              R_STOP: begin
134
                                   if (baud_cnt == 32'd0)
135
136
                                        nxt_state = R_DONE;
137
138
139
                              R_DONE: begin
                              nxt_state = R_IDLE;
end
140
141
142
143
                              default: nxt_state = R_IDLE;
144
                       endcase
145
                  end
146
          endmodule
147
148
```

TEST BUNCH FOR RX:-

```
module th uart rx;
            reg clk = 0;
            always #5 clk = ~clk; // 100MHz
  6
            reg [31:0] baud_div;
  8
            reg rx_pin;
            wire [7:0] rx_data;
 10
            wire rx_done;
 11
            wire rx busy;
            wire rx_error;
 12
 13
            uart_rx uut (
                .clk(clk),
                .rst(rst),
 17
                .baud_div(baud_div),
 18
                .rx_pin(rx_pin),
 19
                .rx_data(rx_data),
 20
                .rx_done(rx_done),
 21
                .rx_busy(rx_busy),
                .rx_error(rx_error)
 22
 23
 24
            // helper task: send serial byte LSB-first with start/stop
            task send byte;
                input [7:0] b;
 28
                integer i;
 29
                reg [31:0] bit_ticks;
 30
                begin
                    bit_ticks = baud_div;
 31
                    // start bit
rx_pin = 0;
 32
 33
                    repeat(bit_ticks) @(posedge clk);
// data bits LSB first
 34
 35
                    for (i=0;i<8;i=i+1) begin
                        rx_pin = b[i];
 38
                        repeat(bit_ticks) @(posedge clk);
 39
                    end
 40
                    // stop bit
 41
                    rx_pin = 1;
                    repeat(bit_ticks) @(posedge clk);
 42
                end
 43
            endtask
 44
 45
      中
46
            initial begin
                 $dumpfile("tb_uart_rx.vcd");
47
48
                 $dumpvars(0,tb_uart_rx);
                 rst = 1; rx_pin = 1; baud_div = 32'd868;
49
50
                 #20;
51
                 rst = 0;
52
                 #20;
53
54
                 // send 0xA5
55
                 send_byte(8'hA5);
56
57
                 // wait for rx_done
58
                 wait (rx_done);
59
                 $display("RX got %02h at time %0t (err=%0b)", rx_data, $time, rx_error);
60
61
62
                 Sfinish:
63
            end
      endmodule
64
65
```

RTL FOR RX:-



DESIGN CODE FOR APB:-

```
11
        F module apb_uart (
  12
                input wire
                                         pclk,
  13
                input wire
                                         presetn, // active-low reset (APB style)
                input wire [31:0] paddr,
  14
  15
                input wire
                                         psel,
  16
                input wire
                                         penable,
  17
                input wire
                                         pwrite,
                input wire [31:0] pwdata,
  18
  19
                output reg [31:0] prdata,
                                         pready,
  20
                output reg
  21
                // to UART modules
  22
                output wire [31:0] baud_div,
  23
                output reg
                                         tx_start,
                                                          // single-cycle pulse
                output reg [7:0] tx_data,
  24
  25
                input wire
                                         tx_busy,
  26
                input wire
                                         tx_done,
  27
                output reg
                                         rx_reset,
                                                          // optional resets to rx/t x
  28
                input wire [7:0] rx_data,
  29
                input wire
                                         rx_done,
  30
                input wire
                                        rx_busy,
  31
                input wire
                                        rx_error
          );
  32
  33
                // internal reset active-high for our logic
  34
  35
                wire rst = ~presetn;
  36
  37
                // registers
                reg [31:0] ctrl_reg;
reg [31:0] status_reg;
  38
  39
  40
                reg [31:0] tx_data_reg;
  41
                reg [31:0] rx data reg;
                reg [31:0] bauddiv_reg;
  42
  43
  44
                // address mapping (word-aligned addresses)
  45
                localparam ADDR_CTRL = 32'h0000;
  46
                localparam ADDR STATUS= 32'h0001;
                localparam ADDR_TX = 32'h0002;
localparam ADDR_RX = 32'h0003;
  47
  48
                localparam ADDR_BAUD = 32'h0004;
 49
             always @(posedge pclk) begin
53
                 if (rst) begin
pready <= 1'b0;
prdata <= 32'd0;
55
                      ctrl_reg <= 32'd0;
status_reg <= 32'd0;
56
57
58
                      tx data reg <= 32'd0;
                      rx_data_reg <= 32'd0;
60
61
                     bauddiv_reg <= 32'd868; // default 115200 @100MHz approx
tx_start <= 1'b0;</pre>
                 tx_data <= 8'd0;
rx_reset <= 1'b0;
end else begin
63
64
65
                      // default outputs
                      pready <= 1'b0;
tx_start <= 1'b0;
rx_reset <= 1'b0;</pre>
66
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
                      // update status_reg from UART live signals (bits placed accordingly)
                      status_reg[0] <= rx_busy;
status_reg[1] <= tx_busy;</pre>
                      status_reg[2] <= rx_done;
status_reg[3] <= tx_done;</pre>
                      status_reg[4] <= rx_error;
                      if (psel & penable) begin
                           pready <= 1'bl; // we complete transaction in this cycle
if (pwrite) begin</pre>
                               // write transaction
                               case (paddr)
                                    ADDR_CTRL: begin
                                        ctrl_reg <= pwdata;

// if tx_en bit set => generate tx_start pulse & load tx_data_reg to tx_data
83
84
85
                                        if (pwdata[0]) begin
tx_data <= tx_data_reg[7:0]; // assume previously written
tx_start <= 1*bl;</pre>
86
87
                                         end
89
90
                                         // rx_rst or tx_rst handling (bits 2 & 3)
if (pwdata[2]) begin
91
92
                                        if (pwdata[3]) begin
    rx_reset <= 1'bl; // pulse reset to RX if desired
end</pre>
94
95
```

```
97
98
                                              ADDR_TX: begin
                                                   tx_data_reg <= pwdata;
100
101
                                              end
102
                                              ADDR_BAUD: begin
103
104
                                                   bauddiv_reg <= pwdata;
105
106
107
                                              default: begin
                                             // ignore
108
109
                                        endcase
110
111
                                  end else begin
112
                                         // read transaction
                                        case (paddr)
   ADDR_CTRL: prdata <= ctrl_reg;</pre>
113
114
                                             ADDR_STATUS: prdata <= tetr_reg;
ADDR_TX: prdata <= tx_data_reg;
ADDR_RX: prdata <= tx_data_reg;
ADDR_RX: prdata <= {24'd0, rx_data}; // low byte = rx_data
ADDR_BAUD: prdata <= bauddiv_reg;
default: prdata <= 32'hDEAD_BEEF;
115
116
117
118
119
120
                     end
end
                                        endcase
121
122
123
124
125
                 end
126
                 assign baud_div = bauddiv_reg;
127
128
          endmodule
```

TEST BUNCH FOR APB:-

```
module tb apb uart;
                 always #5 pclk = ~pclk; // 100MHz
                 reg presetn;
                 reg [31:0] paddr;
                 reg psel;
reg penable;
10
                reg penable;
reg pwrite;
reg [31:0] pwdata;
wire [31:0] prdata;
wire pready;
13
14
15
16
17
18
19
20
                 // regs for status and rx
                reg [31:0] s;
reg [31:0] rxd;
                 // wires to UART modules
wire [31:0] baud_div;
wire tx_start;
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
                 wire [7:0] tx_data;
wire tx_busy;
                 wire tx_done;
wire [7:0] rx_data;
                 wire rx done;
                  wire rx_busy;
                 wire rx_error;
                  // instantiate apb uart
                  apb_uart uut_apb (
                       .pclk(pclk),
.presetn(presetn),
                        .paddr (paddr),
                       .psel(psel),
.penable(penable),
                        .pwrite(pwrite),
                        .pwdata(pwdata),
                        .prdata(prdata),
                        .pready(pready),
.baud_div(baud_div),
42
43
                        .tx start(tx start),
44
45
                        .tx_data(tx_data),
                       .tx_busy(tx_busy),
.tx_done(tx_done).
```

```
.rx_reset(),
.rx_data(rx_data),
.rx_done(rx_done),
.rx_busy(rx_busy),
 .rx_error(rx_error)
                     // loopback
wire tx_line;
uart_tx UTX (
                             clk(pclk),
.rst(-presetn),
.baud_div(baud_div),
.tx_start(tx_start),
.tx_data(tx_data),
.tx(tx_line),
.tx_busy(tx_busy),
tx_doe((x_done))
                             .tx_done(tx_done)
                     uart_rx URX (
   .clk(pclk),
   .rst(~presetn),
   .baud_div(baud_div),
                             .baud_div(baud_div)
.rx_pin(tx_line),
.rx_data(rx_data),
.rx_done(rx_done),
.rx_busy(rx_busy),
.rx_error(rx_error)
                     // APB tasks
task apb_write;
  input [31:0] addr;
  input [31:0] data;
                             begin
                                    @(posedge pclk);
                                  % (posedge pclk);
paddr <= addr;
pwdata <= data;
pwrite <= 1;
psel <= 1;
penable <= 1;
% (posedge pclk);
while (!pready) % (posedge pclk);
psel <= 0;</pre>
                                   penable <= 0;
pwrite <= 0;
@ (posedge pclk);</pre>
endtask
                    psel <= 0;
penable <= 0;
@(posedge pclk);</pre>
                             end
                      endtask
                     // write TX_DATA = 0x5A apb_write(32'h0002, 32'h0000005A);
                             // pulse CTRL.tx_en = bit0 apb_write(32'h0000, 32'h1);
                             #100;
140
141
                                  poll_loop ;
                                  // read RX_DATA
apb_read(32'h0003, rxd);
$\phi\text{display("APB read RX_DATA = \psi02h", rxd[7:0]);}
142
143
145
146
147
                                   Sfinish;
148
                         end
              endmodule
```

RTL RESULTS FOR APB:-

