


Assignment_2 (Extra)

Ex1

Code:

```
1  module gray(A,USE_GRAY,B);
2  input [2:0] A;
3  input USE_GRAY;
4  output reg[6:0] B;
5
6  always @(*)begin
7      if(USE_GRAY == 1)begin
8          case(A)
9              3'h0: B=3'h0;
10             3'h1: B=3'h1;
11             3'h2: B=3'h3;
12             3'h3: B=3'h2;
13             3'h4: B=3'h6;
14             3'h5: B=3'h7;
15             3'h6: B=3'h5;
16             3'h7: B=3'h4;
17         endcase
18     end
19     else begin
20         case(A)
21             3'b000: B= 7'b0000000;
22             3'b001: B= 7'b0000001;
23             3'b010: B= 7'b0000010;
24             3'b011: B= 7'b0000100;
25             3'b100: B= 7'b0001000;
26             3'b101: B= 7'b0010000;
27             3'b110: B= 7'b0100000;
28             3'b111: B= 7'b1000000;
29         endcase
30     end
31 end
32 endmodule
33
```

Out:




Testbench:

```

1  module gray_tb();
2
3  reg [2:0] A_tb ;
4  reg use_gray_tb;
5  reg [6:0] B_expect;
6  wire [6:0] B_dut;
7
8  gray DUT(A_tb,use_gray_tb,B_dut);
9
10 integer i;
11 initial begin
12     for(i=0 ; i< 99 ; i = i +1)begin
13         A_tb= $random;
14         use_gray_tb= $random;
15         if(use_gray_tb == 1)begin
16             case(A_tb)
17                 3'h0: B_expect=3'h0;
18                 3'h1: B_expect=3'h1;
19                 3'h2: B_expect=3'h3;
20                 3'h3: B_expect=3'h2;
21                 3'h4: B_expect=3'h6;
22                 3'h5: B_expect=3'h7;
23                 3'h6: B_expect=3'h5;
24                 3'h7: B_expect=3'h4;
25             endcase
26         end
27         else begin
28             case(A_tb)
29                 3'b000: B_expect= 7'b0000000;
30                 3'b001: B_expect= 7'b0000001;
31                 3'b010: B_expect= 7'b0000010;
32                 3'b011: B_expect= 7'b0000100;
33                 3'b100: B_expect= 7'b0001000;
34                 3'b101: B_expect= 7'b0010000;
35                 3'b110: B_expect= 7'b0100000;
36                 3'b111: B_expect= 7'b1000000;
37             endcase
38         end
39         #10
40         if(B_expect != B_dut)begin
41             $display("error- encoding out is incorrect");
42             $stop;
43         end
44     end
45     $stop;
46 end
47 initial begin
48     $monitor("A=%b , use_gray=%b , B_expect=%b , B_dut=%b",A_tb,use_gray_tb,B_expect,B_dut);
49 end
50 endmodule

```

Out:




Ex2:

Code:

```
1  module demux(D,S,Y);
2  input D;
3  input [1:0] S;
4  output reg [3:0] Y;
5
6  always @(*) begin
7      Y=0;
8      case(S)
9          2'b00: Y[0]= D;
10         2'b01: Y[1]= D;
11         2'b10: Y[2]= D;
12         2'b11: Y[3]= D;
13     endcase
14 end
15 endmodule
```

Out:



Testbench:

```
1  module demux_tb();
2  reg D_tb;
3  reg [1:0] S_tb;
4  reg [3:0] Y_expect;
5  wire [3:0] Y_dut;
6
7  demux DUT(D_tb,S_tb,Y_dut);
8
9  integer i;
10 initial begin
11     for(i=0 ; i < 99 ; i= i+1)begin
12         D_tb=$random;
13         S_tb=$random;
14         Y_expect=0;
15         case(S_tb)
16             2'b00: Y_expect[0]= D_tb;
17             2'b01: Y_expect[1]= D_tb;
18             2'b10: Y_expect[2]= D_tb;
19             2'b11: Y_expect[3]= D_tb;
20         endcase
21         #10
22         if(Y_expect != Y_dut)begin
23             $display("Error- demux out is incorrect");
24             $stop;
25         end
26     end
27     $stop;
28 end
29 initial begin
30     $monitor("D=%b, S=%b , Y_expect=%b , Y_dut=%b",D_tb,S_tb,Y_expect,Y_dut);
31 end
32 endmodule
```

Out:

