

Assignment_2

Ex1

Code:

```
1  module mux1(A,B,C,sel,D,out,out_bar);
2  input A,B,C,sel;
3  input [2:0] D;
4  output reg out,out_bar;
5
6  always @(*) begin
7      if (sel == 0)begin
8          out= (D[0] & D[1]) | D[2];
9          out_bar= ~out;
10     end
11     else begin
12         out= ~(A ^ B ^ C);
13         out_bar= ~out;
14     end
15 end
16 endmodule
```


Output:



Testbench:

```
1  module mux1_tb();
2
3  reg a_tb, b_tb, c_tb, sel_tb, out_expect;
4  reg [2:0] d_tb;
5  wire out_dut;
6
7  mux1 DUT(a_tb, b_tb, c_tb, sel_tb, d_tb , out_dut);
8
9  integer i;
10 initial begin
11     for(i=0 ; i < 99 ; i= i + 1)begin
12         a_tb= $random;
13         b_tb= $random;
14         c_tb= $random;
15         sel_tb= $random;
16         d_tb= $random;
17         if (sel_tb == 0)begin
18             out_expect= (d_tb[0] & d_tb[1]) | d_tb[2];
19         end
20         else begin
21             out_expect= ~(a_tb ^ b_tb ^ c_tb);
22         end
23         #10
24         if(out_expect != out_dut)begin
25             $display("error_mux1 output is incorrect");
26             $stop;
27         end
28     end
29 end
30 $stop;
31 end
32 initial begin
33     $monitor("a= %b , b= %b , c= %b , d= %b ,sel= %b ,out_expect= %b",a_tb,b_tb,c_tb,d_tb,sel_tb,out_expect);
34 end
35 endmodule
```

Out:




Ex2

Code:

```
1  module encoder(x,y);
2  input [3:0] x;
3  output reg [1:0] y;
4
5  always @(*)begin
6      if(x[3] == 1)
7          y= 2'b11;
8      else if({x[3],x[2]} == 2'b01)
9          y= 2'b10;
10     else if({x[3],x[2],x[1]} == 3'b001)
11         y= 2'b01;
12     else
13         y= 2'b00;
14
15 end
16 endmodule
```


Out:



Testbench:

```
1 module encoder_tb();
2   reg [3:0] x_tb;
3   reg [1:0] y_expect;
4   wire [1:0] y_dut;
5
6   encoder DUT(x_tb,y_dut);
7
8   initial begin
9
10      #0 x_tb[3] = 1; y_expect= 3;
11      #10 x_tb[3]= 0; x_tb[2]= 1; y_expect=2;
12      #10 x_tb[3]= 0; x_tb[2]= 0; x_tb[1]= 1; y_expect= 1;
13      #10 x_tb[3]= 0; x_tb[2]= 0; x_tb[1]= 0; y_expect= 0;
14      #10
15      if(y_dut != y_expect)begin
16        $display("error-encoder output is incorrect");
17        $stop;
18      end
19      $stop;
20    end
21    initial begin
22      $monitor("x[0]=%b,x[1]=%b,x[2]=%b,x[3]=%b,y=%b",x_tb[0] ,x_tb[1] ,x_tb[2] ,x_tb[3] ,y_expect);
23    end
24  endmodule
```

Out:



Ex3

Code:

```
1  module bcd (D,Y);
2  input [9:0] D;
3  output reg [3:0] Y;
4
5  always @(*) begin
6      case(D)
7          10'b0000000001: Y= 0;
8          10'b0000000010: Y= 1;
9          10'b0000000100: Y= 2;
10         10'b0000001000: Y= 3;
11         10'b0000010000: Y= 4;
12         10'b0000100000: Y= 5;
13         10'b0001000000: Y= 6;
14         10'b0010000000: Y= 7;
15         10'b0100000000: Y= 8;
16         10'b1000000000: Y= 9;
17         default: Y= 0;
18     endcase
19 end
20 endmodule
```


Out:



Testbench:

```
1  module bcd_tb();
2  reg [10:0] d_tb;
3  reg [3:0] y_expect;
4  wire [3:0] y_dut;
5
6  bcd DUT(d_tb,y_dut);
7
8  initial begin
9      #0 d_tb= 10'b0000000001; y_expect= 0;
10     #10 d_tb= 10'b0000000010; y_expect= 1;
11     #10 d_tb= 10'b0000000100; y_expect= 2;
12     #10 d_tb= 10'b0000001000; y_expect= 3;
13     #10 d_tb= 10'b0000010000; y_expect= 4;
14     #10 d_tb= 10'b0000100000; y_expect= 5;
15     #10 d_tb= 10'b0001000000; y_expect= 6;
16     #10 d_tb= 10'b0010000000; y_expect= 7;
17     #10 d_tb= 10'b0100000000; y_expect= 8;
18     #10 d_tb= 10'b1000000000; y_expect= 9;
19     #10
20     if(y_dut != y_expect)begin
21         $display("error-encoder output is incorrect");
22         $stop;
23     end
24     $stop;
25 end
26 initial begin
27     $monitor("D=%b,y_expect=%b,y_dut=%b",d_tb ,y_expect ,y_dut );
28 end
29 endmodule
```

Out:




Ex4

Code:

```
1  module adder(A, B, C);  
2  parameter N= 1;  
3  input [N-1:0] A, B;  
4  output [N-1:0] C;  
5  
6  assign C= A + B;  
7  
8  endmodule
```


Out:



Testbench:

```
1  module adder_tb();
2  parameter N_tb= 1;
3  reg  [N_tb-1:0] a_tb, b_tb, c_expect;
4  wire[N_tb-1:0] c_dut;
5
6  adder #(1) DUT(a_tb,b_tb,c_dut);
7
8  integer i;
9  initial begin
10     for(i=0; i < 99 ; i = i + 1)begin
11         a_tb = $random;
12         b_tb = $random;
13         c_expect= a_tb + b_tb;
14         #10
15         if(c_dut != c_expect)begin
16             $display("error-adder output is incorrect");
17             $stop;
18         end
19     end
20     $stop;
21 end
22 initial begin
23     $monitor("a=%d, b=%d , c=%d",a_tb,b_tb,c_expect);
24 end
25 endmodule
```

Out:




Ex5

Code:

```
1  module alu(a,b,OP,RESULT);
2  parameter N4= 4;
3  input  [N4-1:0] a,b;
4  input  [1:0] OP;
5  output reg [N4-1:0] RESULT;
6  wire [N4-1:0] S;
7
8  adder #(.N(N4)) HA1(.A(a),.B(b),.C(S));
9
10
11 always @(*) begin
12     case(OP)
13         2'b00 : RESULT= S;
14         2'b10 : RESULT= a - b;
15         2'b01 : RESULT= a | b;
16         2'b11 : RESULT= a ^ b;
17     endcase
18 end
19 endmodule
```


Out:



Testbench:

```
1  module alu_tb();
2  parameter N4_tb= 4;
3  reg [N4_tb-1:0] a_tb,b_tb,result_expect;
4  reg [1:0] op_tb;
5  wire [N4_tb - 1:0] result_dut;
6
7  alu #(N4_tb) DUT(a_tb,b_tb,op_tb,result_dut);
8
9  integer i;
10 initial begin
11     for(i=0; i < 99; i= i + 1)begin
12         a_tb=$random;
13         b_tb=$random;
14         op_tb=$random;
15         case(op_tb)
16             2'b00 : result_expect= a_tb + b_tb;
17             2'b10 : result_expect= a_tb - b_tb;
18             2'b01 : result_expect= a_tb | b_tb;
19             2'b11 : result_expect= a_tb ^ b_tb;
20         endcase
21         #10
22         if(result_expect != result_dut)begin
23             $display("error-alu out is incorrect");
24             $stop;
25         end
26     end
27     $stop;
28 end
29 initial begin
30     $monitor("a=%b, b=%b , op=%b, result_dut=%b,result_expect=%b",a_tb,b_tb,op_tb, result_dut,result_expect);
31 end
32 endmodule
33
```

Out:




Ex6

Code:

```
1  module segment(A,B,OP2,EN,out);
2  parameter N7= 4;
3  ▼ input [N7-1:0] A, B;
4  | input [1:0] OP2;
5  input EN;
6  output reg [6:0] out;
7
8  wire [N7-1:0] S;
9
10 alu #(.N4(N7)) FA(.a(A),.b(B),.OP(OP2),.RESULT(S));
11
12 ▼ always @(*) begin
13 ▼     if(EN == 1)begin
14         case(S)
15             4'b0000: out= 7'b1111110;
16             4'b0001: out= 7'b0110000;
17             4'b0010: out= 7'b1101101;
18             4'b0011: out= 7'b1111001;
19             4'b0100: out= 7'b0110011;
20             4'b0101: out= 7'b1011011;
21             4'b0110: out= 7'b1011111;
22             4'b0111: out= 7'b1110000;
23             4'b1000: out= 7'b1111111;
24             4'b1001: out= 7'b1111011;
25             4'b1010: out= 7'b1110111;
26             4'b1011: out= 7'b0011111;
27             4'b1100: out= 7'b1001110;
28             4'b1101: out= 7'b0111101;
29             4'b1110: out= 7'b1001111;
30             4'b1111: out= 7'b1000111;
31         endcase
32     end
33 ▼ else begin
34     out=0;
35
36 end
37 end
38 endmodule
```

Out:



Testbench:

```
1  module segment_tb();
2  parameter N7_tb= 4;
3  reg  [N7_tb-1:0] A_tb, B_tb, result_expect;
4  reg  [6:0] out_expect;
5  reg  [1:0] OP2_tb;
6  reg  EN_tb;
7
8  wire [6:0] out_dut;
9
10 segment #(N7_tb) DUT(A_tb,B_tb,OP2_tb,EN_tb,out_dut);
11
12 integer i;
13 initial begin
14     for(i= 0 ; i < 99 ; i = i + 1)begin
15         A_tb=$random;
16         B_tb=$random;
17         OP2_tb=$random;
18         EN_tb= $random;
19         case(OP2_tb)
20             2'b00 : result_expect= A_tb + B_tb;
21             2'b10 : result_expect= A_tb - B_tb;
22             2'b01 : result_expect= A_tb | B_tb;
23             2'b11 : result_expect= A_tb ^ B_tb;
24         endcase
25         if(EN_tb == 1)begin
26             case(result_expect)
27                 4'b0000: out_expect= 7'b11111110;
28                 4'b0001: out_expect= 7'b01100000;
29                 4'b0010: out_expect= 7'b1101101;
30                 4'b0011: out_expect= 7'b11110001;
31                 4'b0100: out_expect= 7'b01100011;
32                 4'b0101: out_expect= 7'b10111011;
33                 4'b0110: out_expect= 7'b10111111;
34                 4'b0111: out_expect= 7'b11100000;
35                 4'b1000: out_expect= 7'b11111111;
36                 4'b1001: out_expect= 7'b11111011;
37                 4'b1010: out_expect= 7'b11110111;
38                 4'b1011: out_expect= 7'b00111111;
39                 4'b1100: out_expect= 7'b10011110;
40                 4'b1101: out_expect= 7'b01111101;
41                 4'b1110: out_expect= 7'b10011111;
42                 4'b1111: out_expect= 7'b10001111;
43             endcase
44         end
45         else
46             out_expect= 0;
47         #10
48         if(out_expect != out_dut)begin
49             $display("error- 7 segment out is incorrect");
50             $stop;
51         end
52     end
53     $stop;
54 end
55 initial begin
56     $monitor("a=%b, b=%b , op=%b, EN=%b, result=%b, out_dut=%b,out_expect=%b",A_tb,B_tb,OP2_tb,EN_tb,result_expect,out_dut,out_expect);
57 end
58 endmodule
```

Out:

