
Assignment_2 (Extra)

Ex1


Code:

```
module gray(A,USE GRAY,B);
    input [2:0] A;
    input USE GRAY;
    output reg[6:0] B;
    always @(*)begin
         if(USE GRAY == 1)begin
         case(A)
        3'h0: B=3'h0;
        3'h1: B=3'h1;
        3'h2: B=3'h3;
11
        3'h3: B=3'h2;
        3'h4: B=3'h6;
        3'h5: B=3'h7;
        3'h6: B=3'h5;
15
        3'h7: B=3'h4;
        endcase
         else begin
        case(A)
        3'b000: B= 7'b0000000;
        3'b001: B= 7'b0000001;
        3'b010: B= 7'b0000010;
        3'b011: B= 7'b0000100;
        3'b100: B= 7'b0001000;
        3'b101: B= 7'b0010000;
        3'b110: B= 7'b0100000;
        3'b111: B= 7'b1000000;
         endcase
```



Testbench:


```
module gray_tb();
reg [2:0] A_tb;
reg use_gray_tb;
reg [6:0] B_expect;
wire [6:0] B_dut;
gray DUT(A_tb,use_gray_tb,B_dut);
integer i;
initial begin
    for(i=0; i<99; i=i+1)begin
        A tb= $random;
        use_gray_tb= $random;
        if(use_gray_tb == 1)begin
            case(A_tb)
                3'h0: B_expect=3'h0;
                3'h1: B_expect=3'h1;
                3'h2: B_expect=3'h3;
                3'h3: B expect=3'h2;
                3'h4: B expect=3'h6;
                3'h5: B expect=3'h7;
                3'h6: B_expect=3'h5;
                3'h7: B_expect=3'h4;
            endcase
        end
        else begin
            case(A_tb)
                3'b000: B_expect= 7'b0000000;
                3'b001: B_expect= 7'b0000001;
                3'b010: B expect= 7'b0000010;
                3'b011: B expect= 7'b0000100;
                3'b100: B_expect= 7'b0001000;
                3'b101: B_expect= 7'b0010000;
                3'b110: B_expect= 7'b0100000;
                3'b111: B_expect= 7'b1000000;
            endcase
        end
        #10
        if(B expect != B dut)begin
```



Ex2:

Code:

```
1  module demux(D,S,Y);
2  input D;
3  input [1:0] S;
4  output reg [3:0] Y;
5
6  always @(*) begin
7  Y=0;
8  case(S)
9  2'b00: Y[0]= D;
10  2'b01: Y[1]= D;
11  2'b10: Y[2]= D;
12  2'b11: Y[3]= D;
13  endcase
14  end
15  endmodule
```



Testbench:

```
module demux tb();
reg D_tb;
reg [1:0] S_tb;
reg [3:0] Y_expect;
wire [3:0] Y dut;
demux DUT(D_tb,S_tb,Y_dut);
    for(i=0; i < 99; i=i+1)begin
        D tb=$random;
        S_tb=$random;
        Y_expect=0;
        case(S_tb)
            2'b00: Y_expect[0]= D_tb;
            2'b01: Y_expect[1]= D_tb;
            2'b10: Y expect[2]= D tb;
            2'b11: Y expect[3]= D tb;
        #10
        if(Y_expect != Y_dut)begin
            $display("Error- demux out is incorrect");
            $stop;
    $stop;
    $monitor("D=%b, S=%b , Y_expect=%b , Y_dut=%b",D_tb,S_tb,Y_expect,Y_dut);
```

