
Assignment_2


Ex1

Code:

```
1  module mux1(A,B,C,sel,D,out,out_bar);
2  input A,B,C,sel;
3  input [2:0] D;
4  output reg out,out_bar;
5
6  always @(*) begin
7   if (sel == 0)begin
8    out= (D[0] & D[1]) | D[2];
9   out_bar= ~out;
10  end
11  else begin
12  out= ~(A ^ B ^ C);
13  out_bar= ~out;
14  end
15  end
16  end
```


Output:





Code:

```
module encoder(x,y);
     input [3:0] x;
     output reg [1:0] y;
     always @(*)begin
         if(x[3] == 1)
         y= 2'b11;
         else if(\{x[3],x[2]\} == 2'b01)
         y= 2'b10;
         else if(\{x[3],x[2],x[1]\} == 3'b001)
         y = 2'b01;
12
         y= 2'b00;
13
14
15
16
```




```
module encoder_tb();
reg [3:0] x_tb;
reg [1:0] y_expect;
wire [1:0] y_dut;

encoder DUT(x_tb,y_dut);

initial begin

#0 x_tb[3] = 1; y_expect= 3;
#10 x_tb[3] = 0; x_tb[2] = 0; y_expect= 1;
#10 x_tb[3] = 0; x_tb[2] = 0; x_tb[1] = 1; y_expect= 0;
#10 x_tb[3] = 0; x_tb[2] = 0; x_tb[1] = 0; y_expect= 0;
#10 if(y_dut != y_expect)begin
#10 if(y_dut != y_expect)begin
#10 #3stop;
#11 #3stop;
#12 #3stop;
#13 #3stop;
#14 #3stop;
#15 #3stop;
#17 #3stop;
#18 end
#19 #3stop;
#19 #3stop;
#10 #3stop;
#10 #3stop;
#11 #3stop;
#12 #3stop;
#13 #3stop;
#14 #3stop;
#15 #3stop;
#17 #3stop;
#18 end
#19 #3stop;
#19 #3stop;
#10 #3stop;
#10 #3stop;
#11 #3stop;
#12 #3stop;
#13 #3stop;
#14 #3stop;
#15 #3stop;
#17 #3stop;
#18 end
#19 #3stop;
#19 #3stop;
#10 #3stop;
#10 #3stop;
#10 #3stop;
#11 #3stop;
#12 #3stop;
#13 #3stop;
#14 #3stop;
#15 #3stop;
#16 #3stop;
#17 #3stop;
#18 end
#19 #3stop;
#19 #3stop;
#10 #3stop;
#10 #3stop;
#10 #3stop;
#11 #3stop;
#12 #3stop;
#13 #3stop;
#14 #3stop;
#15 #3stop;
#16 #3stop;
#17 #3stop;
#18 end
#19 #3stop;
#19 #3stop;
#10 #3stop;
#10 #3stop;
#10 #3stop;
#10 #3stop;
#11 #3stop;
#12 #3stop;
#13 #3stop;
#14 #3stop;
#15 #3stop;
#16 #3stop;
#17 #3stop;
#18 #3
```



Code:

```
module bcd (D,Y);
     input [9:0] D;
     output reg [3:0] Y;
     always @(*) begin
         case(D)
         10'b0000000001: Y= 0;
         10'b0000000010: Y= 1;
         10'b0000000100: Y= 2;
         10'b0000001000: Y= 3;
11
         10'b0000010000: Y= 4;
         10'b00001000000: Y= 5;
         10'b00010000000: Y= 6;
         10'b0010000000: Y= 7;
         10'b0100000000: Y= 8;
         10'b1000000000: Y= 9;
         default: Y= 0;
         endcase
     endmodule
```




```
module bcd tb();
reg [10:0] d_tb;
reg [3:0] y_expect;
wire [3:0] y_dut;
bcd DUT(d_tb,y_dut);
    #0 d_tb= 10 b0000000001; y_expect= 0;
    #10 d_tb= 10'b0000000010; y_expect= 1;
    #10 d_tb= 10'b0000000100; y_expect= 2;
    #10 d_tb= 10'b0000001000; y_expect= 3;
    #10 d_tb= 10'b0000010000; y_expect= 4;
    #10 d_tb= 10'b0000100000; y_expect= 5;
    #10 d tb= 10'b0001000000; y expect= 6;
    #10 d tb= 10'b0010000000; y expect= 7;
    #10 d tb= 10'b0100000000; y expect= 8;
    #10 d tb= 10'b1000000000; y expect= 9;
    #10
    if(y_dut != y_expect)begin
    $display("error-encoder output is incorrect");
    $stop;
    end
    $stop;
$monitor("D=%b,y expect=%b,y dut=%b",d tb ,y expect ,y dut );
```




Code:

```
1 module adder(A, B, C);
2 parameter N= 1;
3 input [N-1:0] A, B;
4 output [N-1:0] C;
5
6 assign C= A + B;
7
8 endmodule
```




```
module adder tb();
    parameter N tb= 1;
    reg [N_tb-1:0] a_tb, b_tb, c_expect;
    wire[N_tb-1:0] c_dut;
     adder #(1) DUT(a tb,b tb,c dut);
    integer i;
     initial begin
         for(i=0; i < 99; i = i + 1)begin
             a_tb = $random;
11
12
             b tb = \$random;
             c_expect= a_tb + b_tb;
             if(c dut != c expect)begin
             $display("error-adder output is incorrect");
             $stop;
        end
         $stop;
     initial begin
     $monitor("a=%d, b=%d , c=%d",a_tb,b_tb,c_expect);
```




Code:

```
module alu(a,b,OP,RESULT);
     parameter N4= 4;
     input [N4-1:0] a,b;
     input [1:0] OP;
     output reg [N4-1:0] RESULT;
     wire [N4-1:0] S;
     adder #(.N(N4)) HA1(.A(a),.B(b),.C(S));
     always @(*) begin
11
12
         case(OP)
         2'b00 : RESULT= S;
        2'b10 : RESULT= a - b;
         2'b01 : RESULT= a | b;
         2'b11 : RESULT= a ^ b;
         endcase
```




```
1    module alu_tb();
2    parameter N4 tb= 4;
3    reg [N4 tb-1:0] a_tb,b_tb,result_expect;
4    reg [1:0] op_tb;
5    wire [N4_tb-1:0] result_dut;
6
7    alu #(N4_tb) DUT(a_tb,b_tb,op_tb,result_dut);
8    integer i;
10    initial begin
11    for(i=0; i < 99; i= i + 1)begin
12    a_tb=$random;
13    b_tb=$random;
14    op_tb=$random;
15    case(op_tb)
16    2'bb0 : result_expect= a_tb + b_tb;
17    2'bl0 : result_expect= a_tb - b_tb;
18    2'bb1 : result_expect= a_tb - b_tb;
19    2'bl1 : result_expect= a_tb - b_tb;
20    endcase
21    #10
22    inf(result_expect = result_dut)begin
23    $display("error-alu out is incorrect");
24    $stop;
25    end
26    end
27    $stop;
28    end
29    initial begin
30    $monitor("a=%b, b=%b , op=%b, result_dut=%b,result_expect=%b",a_tb,b_tb,op_tb, result_dut,result_expect);
    end
31    endmodule
33</pre>
```



Code:

```
module segment(A,B,OP2,EN,out);
     parameter N7= 4;
 3 ▼ input [N7-1:0] A, B;
     input [1:0] OP2;
     input EN;
     output reg [6:0] out;
    wire [N7-1:0] S;
     alu #(.N4(N7)) FA(.a(A),.b(B),.OP(OP2),.RESULT(S));
11
12 ▼ always @(*) begin
         if(EN == 1)begin
             case(S)
             4'b0000: out= 7'b11111110;
             4'b0001: out= 7'b0110000;
             4'b0010: out= 7'b1101101;
             4'b0011: out= 7'b1111001;
             4'b0100: out= 7'b0110011;
             4'b0101: out= 7'b1011011;
             4'b0110: out= 7'b1011111;
             4'b0111: out= 7'b1110000;
             4'b1000: out= 7'b1111111;
             4'b1001: out= 7'b1111011;
             4'b1010: out= 7'b1110111;
             4'b1011: out= 7'b0011111;
             4'b1100: out= 7'b1001110;
             4'b1101: out= 7'b0111101;
             4'b1110: out= 7'b1001111;
             4'b1111: out= 7'b1000111;
             endcase
         end
         else begin
             out=0;
     end
     endmodule
```



```
module segment tb();
parameter N7 tb= 4;
reg [N7 tb-1:0] A tb, B tb, result expect;
reg [6:0] out_expect;
reg [1:0] OP2_tb;
reg EN_tb;
wire [6:0] out_dut;
segment #(N7 tb) DUT(A tb,B tb,OP2 tb,EN tb,out dut);
integer i;
    for(i = 0; i < 99; i = i + 1)begin
         A tb=$random;
         B tb=$random;
         OP2_tb=$random;
         EN_tb= $random;
         case(OP2_tb)
              2'b00 : result_expect= A_tb + B_tb;
             2'b10 : result_expect= A_tb - B_tb;
2'b01 : result_expect= A_tb | B_tb;
              2'b11 : result_expect= A_tb ^ B_tb;
         if(EN tb == 1)begin
             case(result_expect)
             4'b0000: out_expect= 7'b1111110;
             4'b0001: out_expect= 7'b0110000;
             4'b0010: out_expect= 7'b1101101;
4'b0011: out_expect= 7'b1111001;
             4'b0100: out_expect= 7'b0110011;
             4'b0101: out_expect= 7'b1011011;
             4'b0110: out_expect= 7'b1011111;
4'b0111: out_expect= 7'b1110000;
             4'b1000: out_expect= 7'b1111111;
             4'b1001: out_expect= 7'b1111011;
             4'b1010: out_expect= 7'b1110111;
             4'b1011: out_expect= 7'b0011111;
             4'b1100: out_expect= 7'b1001110;
             4'b1101: out expect= 7'b0111101;
```

