Logic Design

In general base-r system has coefficients Multiplied by Powers of r : $(a_n a_{n-1} a_{n-2} \dots a_0 . a_{-1})_r$

$a_n \cdot r^n + a_{n-1} \cdot r^{n-1} + a_{n-2} \cdot r^{n-2} + \dots + a_0 \cdot r^0 + a_{-1} \cdot r^{-1} + \dots a_{-m} \cdot r^{-m}$

★Hexa Decimal : 0, 1, 2, 3, ..., 9, A, B, C, D, E, F
(A=10, B=11, C=12, D=13, E=14, F=15)

★In computer :

Kilo ⟷ 2^{10}, Mega ⟷ 2^{20}, Giga ⟷ 2^{30}, tera ⟷ 2^{40}

★computer capacity → Bytes → 8 Bits

★Arithmetic operations : 0+0 = 0, 0+1 = 1, 1+0 = 1, 1+1 = 10

★Number-Base conversions :

Decimal → r system — Octal → 8 → 2^3, Hexa-Decimal → 16 → 2^4
Integer / fraction — 3 Binary Digits — 4 Binary Digits
Divide by r — Multiply by r

★complement of Numbers : r's complement, (r-1)'s complement

r's complement: $[(r^n - 1) - N] + 1$

(r-1)'s complement: $(r^n - 1) - N$, ★if Binary

★in Binary
سيب لحد أول 1
وبعدها أقلب

★Subtraction with complements : unsigned M − N in base r

① take r's complement to N, ② Add to M,
③ if M ≥ N → No Thing to do And carry is discarded
④ if M < N → Take r's complement AS No carry Discarded

★Signed Binary Numbers :

Decimal	Signed-2's complement	Signed-1's comp	Signed Magnitude
+4	0100	0100	0111
+3	0011	0011	0011
+2	0010	0010	0010
+1	0001	0001	0001
+0	0000	0000	0000
−0	—	1111	1000
−1	1111	1110	1001
−2	1110	1101	1010
−3	1101	1100	1011
−4	1100	1011	1100

overflow :
(+ve) + (+ve) = −ve
(−ve) + (−ve) = +ve

Arithmetic Subtraction :
(±A) − (+B) = (±A) + (−B)
(±A) − (−B) = (±A) + (+B)

★n-code bit
↳ 0 → $2^n - 1$ element

BCD :

0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
0	1	2	3	4	5	6	7	8	9

★BCD Addition :
→ Less than or equal 1001 (without carry)
→ greater than or equal 1010 XX — Add +6 (0110)
→ Have A carry ? Add 6 (0110)

Decimal Digit	BCD 8421	2421	Excess-3	8, 4, -2, -1
0	0000	0000	0011	0000
1	0001	0001	0100	0111
2	0010	0010	0101	0110
3	0011	0011	0110	0101
4	0100	0100	0111	0100
5	0101	1000	1000	1011
6	0110	1001	1001	1010
7	0111	1010	1010	1001
8	1000	1011	1011	1000
9	1001	1100	1100	1111

★2421, excess-3 Are self-complementing

★Excess-3 unweighted code

★Register : A group of Binary cells.

Register of n cells

Grey code	Decimal equivalent
0000	0
0001	1
0011	2
0010	3
0110	4
0111	5
0101	6
0100	7
1100	8
1101	9
1111	10
1110	11
1010	12
1011	13
1001	14
1000	15

★ASCII → 7-Bit, 94 Graphic characters, 34 Non-printing

★Error-Detecting code :

ASCII A = 100 0001 — Even-Parity: 0100 0001 (نخلي عدد ال1 زوجي) — odd Parity: 1100 0001 (نخلي عدد ال1 فردي)

AND

x	y	x·y
0	0	0
0	1	0
1	0	0
1	1	1

OR

x	y	x+y
0	0	0
0	1	1
1	0	1
1	1	1

Not

x	x'
0	1
1	0



★ Most common Postulates formulate Various Algebric structure

① closure: A subset of a given set is closed under an operation on the larger set if Performing that operation on members of the subset always Produce a member of that subset.

② Associative Law: $(x * y) * z = x * (y * z)$ for all $x, y, z \in S$ — ترتيب العمليات / operators brackets

③ commutative Law: $x * y = y * x$ for all $x, y \in S$

④ Identity element: $e * x = x * e = x$ for every $x \in S$

⑤ Inverse: $x * y = e$

⑥ Distributive Law: $x * (y \cdot z) = (x * y) \cdot (x * z)$

★ A field → Algebric structure → set of elements
→ two Binary operators with Properties 1→6

★ Axiometic Definition of Boolean Algebra:

Boolean Algebra → Algebric structure defined by set of Elements B
→ with two binary operators +, •
→ satisfy Huntington Postulates

Huntington Postulates
- ① structure closed under + operator, • operator
- ② 0 → Identity for +, 1 → Identity for •
- ③ $x + y = y + x$, $x \cdot y = y \cdot x$ — commutative
- ④ $x \cdot (y + z) = (x \cdot y) + (x \cdot z)$, $x + (y \cdot z) = (x + y) \cdot (x + z)$ — Distributive
- ⑤ there is a complement for every $x \rightarrow x'$ → $x + x' = 1$, $x \cdot x' = 0$
- ⑥ At Least two elements $x, y \in B$, $x \neq y$

★ Two-Valued Boolean Algebra

AND

x	y	x·y
0	0	0
0	1	0
1	0	0
1	1	1

OR

x	y	x+y
0	0	0
0	1	1
1	0	1
1	1	1

NOT

x	x'
0	1
1	0

Duality:
- OR ⟷ AND
- 0 ⟷ 1

DeMorgan:
- OR ⟷ AND
- 0 ⟷ 1
- Variable ⟷ complement

Operator Precedence:
(1) Parentheses
(2) Not
(3) AND
(4) OR

★ consensus Theorem: $xy + x'z + yz = xy + x'z$

($xy + x'z$: complemented Variable; yz → Redundancy Term)

★ Canonical AND standard Forms: n-Variable → 2^n-minterm, 2^n-maxterm

★ Minterm → AND → 0-Variable', 1-Variable

★ Maxterm → OR → 0-Variable, 1-Variable'

★ $F = \sum(\text{minterms}) = \prod(\text{Maxterms})$, ★ $\text{minterm}_j' = \text{Maxterm}_j$

($\sum$ → + of one's; $\prod$ → AND of Zero)

★ standard Forms → Sum of Products (SOP)
→ Product of sums (POS)

x	y	f0	f1	f2	f3	f4	f5	f6	f7	f8	f9	f10	f11	f12	f13	f14	f15
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Boolean function	operator symbol	Name	comments
$F_0 = 0$		Null	Binary constant Zero
$F_1 = xy$	$x \cdot y$	AND	x and y
$F_2 = xy'$	x/y	Inhibition	x, but Not y
$F_3 = x$		Transfer	x
$F_4 = x'y$	y/x	Inhibition	y, but Not x
$F_5 = y$		Transfer	y
$F_6 = xy' + x'y$	$x \oplus y$	Exclusive OR (XOR)	x or y but Not Both
$F_7 = x + y$	$x + y$	OR	x or y
$F_8 = (x+y)'$	$x \downarrow y$	NOR	Not-OR
$F_9 = xy + x'y'$	$(x \oplus y)'$	Equivalence (XNOR)	x equal y
$F_{10} = y'$	y'	Complement	Not y
$F_{11} = x + y'$	$x \subset y$	Implication	If y, then x
$F_{12} = x'$	x'	complement	Not x
$F_{13} = x' + y$	$x \supset y$	Implication	If x, then y
$F_{14} = (xy)'$	$x \uparrow y$	NAND	Not-AND
$F_{15} = 1$	Identity	Identity	Binary constant 1

★ Positive & Negative Logic

Logic Value	Signal Value	Logic Value	Signal Value
1	H	0	H
0	L	1	L

AND  $f = x \cdot y$

OR  $f = x + y$

Inverter  $f = x'$

Buffer  $f = x$

NAND  $f = (xy)'$

NOR  $f = (x + y)'$

XOR  $f = xy' + x'y = x \oplus y$

XNOR  $f = xy + x'y' = (x \oplus y)'$

GATE-Level Minimization : Map Method

Only one bit changes in value from one adjacent column to next

★ Two-Variable K-Map :



Map ال 1 x{ ان تتجمع المربعات اللي جنب بعض بس مش Diagonal يعني فوق بعض تحت بعض من اليمين للشمال

; ★ Three-Variable K-Map :



→ Grey code



★ Four-Variable K-Map : Any two Adjacent squares in the Map differ by only one variable





1 square → 4 Literals
2 squares → 3 Literals
4 squares → 2 Literals
8 // → 1 Literal
16 // → equal 1
zero // → equal 0

★ Prime Implicant : Product term obtained by combining the Maximum Possible Number of Adjacent squares in the Map أكبر عدد مربعات جنب بعض

★ Essential Prime Implicant : if it is the only Prime Implicant that covers The Minterm لو بيغطي Minterm معين مفيش Prime Implicants تاني بيغطيه

★ لما بتجمع الوحايد بتنشأ معادلة في صورة SOP ← Sum of Products ← ( )+( )+( )

★ لما بتجمع الأصفار وتقلب المتغيرات بتنشأ معادلة في صورة POS ← Product of Sums ← (+ +)(+ +)

★ Don't-Care conditions : مش كل الاحتمالات صفر وواحد وارد يكون في احتمالات التطبيق الخاص بنا غير مهتم بها فبالتالي بتتقي Don't care X وبنستخدمها في تسهيل العملية لتصغير المعادلة

★ NAND circuits :





★ Two-Level Implementations : جمع الدالة في صورة SOP بعدها



NAND - Procedure :

① Simplify the function and express it in SOP form

② Draw a NAND gate for each product term of the expression that has at least two literals. The inputs to each NAND gate are the literals of the term. This procedure produces a group of first-level gates

③ second Level → AND-Invert, Invert-OR

④ complement the literal of the term with one literal

Multi Level AND-OR → NAND :

① AND → AND-Invert (conversion)

② OR → Invert-OR (conversion)

| ③ Bubbles فرقع كل اتنين على نفس الخط لو ماتيتش زور واحدة

★ NOR-circuits : POS → Bubbles to complement في الـ Second Level ولو single Literal

★ other Two Level Implementations :

Equivalent Nondegenerate Form (a)	(b)*	Implements the function	Simplify F into
AND-NOR	NAND-AND	AND-OR-Invert	SOP zero's in Map
OR-NAND	NOR-OR	OR-AND-Invert	POS is in Map and complement variables

★ Exclusive-OR function : $X \oplus Y = XY' + X'Y$

★ odd function : the odd patterns of Input → output

★ N-Variable XOR → $2^n/2$ minterms odd numbers of 1's





3-Input odd function



odd F = A⊕B⊕C⊕D



Even F = (A⊕B⊕C)'



3-Input Even function



Even F = (A⊕B⊕C⊕D)'

CamScanner

☆ Parity Generating and checking:



3-bit even Parity Generator

4-bit even Parity checker

☆ بص يامعلم انت لو بتدور على إنك تعمل نمط يكون زوجي فانت محتاج حاجه لو النمط فردي تحط 1 لو النمط زوجي تحط صفر فبالتالي و د XOR وإنما لو عايزه فردي هتجيب ال compliment بس مش أكتر

☆ بالنسبة للـ checker فانت لو بتصمم checker لعدد زوجي يبقى محتاجه يطلع واحد لو عدد المدخلات كان فردي ويطلع صفر لو عدد المدخلات زوجي بالتالي XOR ولو checker فردي حط compliment

☆ HDL

- Design Entry
- functional simulation or Verification
- Logic synthesis
- Timing Verification
- fault simulation

☆ test Bench: written in HDL, More complex To Prove circuit is functionally correct

// → single Line comment, /* ... */ → Multiple Line comment

☆ Module Declaration: اسم الـ module, Port List: inputs, outputs Here

```
module (ModuleName) (outputs, inputs);
   :          →  output  ..., ..., ...;  } inputs, And outputs
endmodule        input   ..., ..., ...;  }
                 wire    ..., ..., ...;  → سلك وسيط
                 and     InstanceName (output, Input_1, Input_2, ...);
                 or      //        (//, //, //, ...);
                 not     //        (//, //);
```

☆ Gate Delays: `timescale 1ns/100ps → Precision
(1ns ↓ unit measurement for time Delays)

and #(Time_Delay) ...; طريقة الكتابة

☆ في الـ test Bench الـ outputs بيتحطوا في wire, والـ input في reg

```
begin }           inputA = (BitNumbers)'b(Sequence); → Assign Value for Input
 :    } Block     initial        } بداية
end   }            :             }
                  initial #(time-Delay) $finish; } ونهاية
```

☆ Boolean expressions: assign (outputs) = (expression);

|| → OR, && → AND, ! → Not

☆ User-Defined Primitives (UDP):

1. Declared by Primitive, name, Port List
2. one output, first in Port List, يكتب في الـ output
3. Any Number of inputs, بس بشرط يكتبوا بنفس الترتيب في الـ table
4. table
   ```
   inputs : output;
     :       ↓      ↓
     ;
   end table
   ```
5. end Primitive

Combinational Logic

☆ the diagram of a combinational circuit has Logic Gates with no Feedback Paths or memory Elements



☆ For n inputs → 2^n Possible combinations of Binary input

☆ Analysis Procedure: Boolean Functions from Logic Diagrams:

- Label all gate outputs, Determine Boolean functions for each gate

☆ Design Procedure:

1. Determine inputs, outputs, Assign Labels to each, 2. Derive truth table
3. get simplified Boolean functions, 4. Draw Logic Diagram, verify correctness

☆ Binary-Adder-Subtractor:

☆ Half Adder:

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



$S(\text{sum}) = X'Y + XY' = X \oplus Y$

$C(\text{carry}) = XY$

☆ Full-Adder

$S = x'y'z + x'yz' + xy'z' + xyz = x \oplus y \oplus z$

$C = xy + xz + yz = (x \oplus y)z + xy$

بيجمع x,y,z

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Full Adder

☆ Binary Adder:

هيبقى عبارة عن حبة Full Adders بحيث يكونوا بعدد الـ Bits

هنا عملنا 4-bit Adder ، بتدخل الـ carry بتاع الـ Full Adder للي بعده وهكذا



☆ Carry Propagation:

في مشكلة في الـ Binary Adder العادي إنه كدا علشان نوصل للاخر محتاجين كل اللي قبله يكون طلع الـ carry علشان يا فده input ليه فهيبقى كل FA مستني اللي قبله فهنحل المشكلة دي ازاي؟



$P_i = A_i \oplus B_i, \quad G_i = A_iB_i$

$S_i = P_i \oplus C_i, \quad C_{i+1} = G_i + P_iC_i$

↓

$C_0 = \text{input carry}, \quad C_1 = G_0 + P_0C_0$

$C_2 = G_1 + P_1G_0 + P_1P_0C_0$

⋮

كدا الـ C هيطلع كله مرة واحدة ومش هيحصل Delay وبقا 2-level AND-OR واسمها Carry-Lookahead Generator

☆ Binary Subtractor:

لما الـ M بصفر بيبقى Adder لكن لما الـ M بواحد بيبقى subtractor والـ overflow بيحصل لما اتنين signed يتجمعوا والمكان مش كفاية للنتيجة وبيتجاب بالـ V



Four-bit Adder-Subtractor (with overflow Detection)

☆ BCD Adder

Decimal	K	Z_8	Z_4	Z_2	Z_1	C	S_8	S_4	S_2	S_1
	Binary Sum					BCD Sum				
0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	1
2	0	0	0	1	0	0	0	0	1	0
3	0	0	0	1	1	0	0	0	1	1
4	0	0	1	0	0	0	0	1	0	0
5	0	0	1	0	1	0	0	1	0	1
6	0	0	1	1	0	0	0	1	1	0
7	0	0	1	1	1	0	0	1	1	1
8	0	1	0	0	0	0	1	0	0	0
9	0	1	0	0	1	0	1	0	0	1
10	0	1	0	1	0	1	0	0	0	0
11	0	1	0	1	1	1	0	0	0	1
12	0	1	1	0	0	1	0	0	1	0
13	0	1	1	0	1	1	0	0	1	1
14	0	1	1	1	0	1	0	1	0	0
15	0	1	1	1	1	1	0	1	0	1
16	1	0	0	0	0	1	0	1	1	0
17	1	0	0	0	1	1	0	1	1	1
18	1	0	0	1	0	1	1	0	0	0
19	1	0	0	1	1	1	1	0	0	1

$C = K + Z_8Z_4 + Z_8Z_2$



☆ Binary Multipliers



		B_1	B_0
		A_1	A_0
		A_0B_1	A_0B_0
	A_1B_1	A_1B_0	
C_3	C_2	C_1	C_0

☆ For J Multiplier bits and K multiplicand bits, we need (J X K) AND gates and (J - 1) K-bit adders to produce a product of (J+K) bits



Four-bit by three-bit binary Multiplier

وهكذا نفس العملية هنكمل بيها مع باقي ال Multipliers ونستخدم ال Adders

☆ Magnitude comparators: $x_i = A_iB_i + A_i'B_i' = (A_i \oplus B_i)'$ Equivalence pair

☆ $(A = B) = x_3x_2x_1x_0$ → equal

☆ $(A > B) = A_3B_3' + x_3A_2B_2' + x_3x_2A_1B_1' + x_3x_2x_1A_0B_0'$ → greater than

☆ $(A < B) = A_3'B_3 + x_3A_2'B_2 + x_3x_2A_1'B_1 + x_3x_2x_1A_0'B_0$ → Less than



Four-bit Magnitude comparator

★ Decoders: each output line Represents certain minterm of the [redacted] Variables, we can Add enable to the Decoder to switch it on and off. فك تشفير



★ To Represent a function from Decoder you can OR the minterms of the function, and you could NOR the Maxterms of the function





★ Encoder: coding the input to certain outputs تشفير



$x = D_4 + D_5 + D_6 + D_7$

$y = D_2 + D_3 + D_6 + D_7$

$z = D_1 + D_3 + D_5 + D_7$

Inputs								Outputs		
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

Octal-to-Binary Encoder

★ Priority Encoder:

هو Encoder عادي بس لو دوس على زرارين يختار بـ Priority معينة زي هنا ال subscript الأكبر يبقى أولوية أعلى و V بيعبر عن إذا كان الرقم الي خارج مظبوط ولا لا يعني إذا داس حد على ال inputs علشان لو محدش داس يدي صفر

Inputs				Outputs		
D_0	D_1	D_2	D_3	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

★ Multiplexers: بنختار input معين بناءً على ال selection lines ونديه لل output

★ 2^n input Line - n selection Line - 1 output Line





S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

★ نقدر نضيف Enable Line برضو

★ نقدر نعمل MUX أكبر من MUX أصغر عن طريق ال input lines

x	y	z	f	
0	0	0	0	f = z
0	0	1	1	
0	1	0	0	f = z'
0	1	1	0	
1	0	0	0	f = 0
1	0	1	0	
1	1	0	1	f = 1
1	1	1	1	



★ three state Gates:

★ Gates عادية بس بيبقى في input line زيادة بيدير ال control ال Gate



output Y = A if C = 1
High-impedance if C = 0
Act As open circuit

★ النوع ده من ال Buffer نقدر نستخدمه كـ MUX علشان ال control line

Verilog Model combinational Logic

- User-defined Primitive → Truth table
- Continuous Assignment (Dataflow) → Boolean equation
- Primitive (Gate) (Gate-Level) → Schematic

☆ **Predefined Primitives:**

- and, - nand, - or, - nor, - xor, - xnor, - not, - buf

☆ **Vectors:**

output [0:3] y; → [0], [1], [2], [3] (MSB = [0])

wire [7:0] x; → [7], ..., [0] (MSB = [7])

☆ **Hierarchical description Design Methodologies:**

- Top Down
- Bottom up

☆ **three-state Gates:**

gatename (output, input, control);



☆ لو عندك output معين وعايز يبقى tri-state بعد Declaration هتكتب

output y;

tri y; ← لازم تكتب tri

☆ nets: wire, wor, wand, tri, supply1, supply0

Dataflow Modeling: assign statement

Symbol	Operation	Symbol	Operation
+	Binary addition		
-	binary subtraction		
&	bitwise AND	&&	Logical AND
|	bitwise OR	||	Logical OR
^	bitwise XOR		
~	bitwise Not	!	Logical NOT
==	equality		
>	greater than		
<	Less than		
{}	concatenation		
?:	conditional		

☆ << → Logical left shift

☆ >> → // right //

☆ <<< → Arithmetic Left //

☆ >>> → // Right //

☆ condition ? true-expression : false-expression;

☆ **Behavioral Modeling (always)**

```
module ...;
output  y;
input   A, B, select;
reg     y;
always @(A or B or select)
  :
  :
endmodule
```

كل outputs لازم يبقوا في ال reg

(A or B or select) → control expression / sensitivity list — اي تغيير فيهم الكود في ال block بيشتغل

☆ if-else: if (select) out = A;
else out = B;

☆ case (select)

```
  2'b00: out = in_0;
  2'b01: out = in_1;
  2'b10: out = in_2;
  2'b11: out = in_3;
  default: ....;
endcase
```

يستحسن يبقى في default case

casex → x, z don't care

casez → z only → don't care

☆ 'b, 'd, 'o, 'h → Binary, decimal, octal, Hexa

☆ repeat (no. of Repetitions)

☆ **writing a simple test Bench**

```
module test_module_name;
// Declare local reg and wire identifiers
// Instantiate the design module under test
// Specify a stopwatch, using $finish to terminate the simulation
// Generate stimulus, using initial and always statements
// Display the output response (text or graphics (or both))
endmodule
```

inputs → reg, outputs → wire

$display() → بتكتب وتسيب سطر

$write() → بتكتب بس مش بتسيب سطر

$monitor() → كل ميحصل تغيير بتكتب

$time → بتجيب الوقت الحالي

$finish → اقفل ال simulation

Task-name (format specification, argument list)

" , A, B, ...)

%b → binary placeholder ← %B

%d → Decimal placeholder ← %D

%h → Hexa placeholder ← %H

%o → octal placeholder ← %O

$dumpfile("file-name.vcd")

$dumpvars(0, test-module_name) } ال WF

☆

Sequential Logic



★ Sequential circuit is specified by a time sequence of inputs, outputs, internal states

★ Storage Elements : Latches : SR Latch :



Logic Diagram

S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0 (forbidden)

Function table

NOR-Representation



Logic Diagram

S	R	Q	Q'
0	1	0	1
1	0	1	0
1	1	0	0 (forbidden)

Function table

NAND-Representation



Logic Diagram

En	S	R	Next Q
0	X	X	No change
1	0	0	No change
1	0	1	Q=0; Reset state
1	1	0	Q=1; set state
1	1	1	Forbidden

Function table

SR Latch with control input

D-Latch :



Logic Diagram

En	D	Next state of Q
0	X	No change
1	0	Q=0; reset state
1	1	Q=1; set state

Function table

D	Q(t+1)
0	0 Reset
1	1 Set

characteristic table

$Q(t+1) = D$

characteristic equation



SR (NOR)



$\bar{S}\bar{R}$ (NAND)



D

★ Storage Elements : Flip-Flops : Edge-triggered D flip-flop



Master-slave D flip-flop



D-flip-flop



D-type Positive Edge triggered flip-flop



★ Other flip-flops: JK flip-flop



Circuit Diagram



Graphic symbol

J	K	Q(t+1)	
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	set
1	1	Q'(t)	complement

characteristic table

$Q(t+1) = JQ' + K'Q$

characteristic equation

D-flip-flop with Asynchronous Reset



Circuit Diagram



Graphic symbol

R	clk	D	Q	Q'
0	X	X	0	1
1	↑	0	0	1
1	↑	1	1	0

Function table

★ T-flip-flop



from J-K flip-flop



from D-flip-flop



Graphic symbol

T	Q(t+1)	
0	Q(t)	No change
1	Q'(t)	complement

characteristic table

$Q(t+1) = T \oplus Q = TQ' + T'Q$

characteristic equation

★ Analysis of clocked sequential circuits

★ Circuit diagram → Equations → state table → state diagram

Present state		Input	Next state		output
A	B	X	A	B	y

state table → m flip-flops, n inputs → 2^{m+n} rows in state table, 0 → $2^{m+n} - 1$

Present state		Next state X=0		Next state X=1		output X=0	output X=1
A	B	A	B	A	B	y	y



State Diagram

★ Next-state values in JK-or-T-flipflops:

① Determine → flip-flop input equation
② List Binary values of each input Equation
③ Use flip-flop characteristic Table

OR:

① Determine → flip-flop input equation
② substitute input equations → flip-flop charakhteristic equation

★ Mealy Vs. Moore FSM

★ ال output في ال moore معتمدة على ال P.S لكن ال mealy معتمدة على ال P.S وال inputs

★ في ال moore ال outputs بتتغير مع ال clk علشان معتمدة synchronized على ال P.S فقط إنما ال mealy ممكن ال output يتغير مع تغيير ال input

★ ال output بتاع ال Mealy باخده قبل ال Active edge مباشرة

Mealy machine



Moore Machine



☆ Truth table describes a combinational circuit
☆ state table describes a sequential circuit
☆ Characteristic table describes operation of a flip-flop
☆ excitation table gives the values of flip flop inputs for a given state transition

★ State Reduction:

★ State Assignment: m-states,

n-bits → $2^n \geq m$

State	Assignment 1, Binary	Assignment 2, Gray code	Assignment 3, one-hot
a	0 0 0	0 0 0	0 0 0 0 0 - 0 0 0 1
b	0 0 1	0 0 1	0 0 0 0 - 0 0 1 0
c	0 1 0	0 1 1	0 0 0 0 - 0 1 0 0
d	0 1 1	0 1 0	0 0 0 0 - 1 0 0 0
e	1 0 0	1 1 0	0 - 0 0 0 1 - 0 0 0 0
f	1 0 1	1 1 1	0 - 0 0 1 0 - 0 0 0 0
g	1 1 0	1 0 1	0 - 0 1 0 0 - 0 0 0 0
H	1 1 1	1 0 0	0 - 1 0 0 0 - 0 0 0 0

state table

Present state	Next state x=0	Next state x=1	output x=0	output x=1
:	:	:	:	:

★ Design Procedure:

① from the word description and specifications of the desired operation, derive a state diagram for the circuit
② Reduce No. of states if necessary
③ Assign binary values to the states
④ obtain the binary-coded state table
⑤ choose the type of flip-flops to be used
⑥ Derive the simplified flip-flop input equations and output equations
⑦ Draw the Logic Diagram

★ Excitation tables:

J-K flip-flop

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

T-flip-flop

Q(t)	Q(t+1)	T
0	0	0
0	1	1
1	0	1
1	1	0

★ self-correcting Machine:

this indicates that the system or machine is designed to handle errors or invalid states by redirecting them to predefined or valid states. this is a common feature in finite state machines (FSMs) or digital systems to ensure robustness

★ Register:

group of flip-flops, each one of which shares a common clock and is capable of storing one bit of information.
n-bit register → store n bits of info. Lhave n flip-flops

★ counter:

Register that goes through a predetermined sequence of binary states

★ four-bit Register:



★ it's Register with Parallel Loads

(All bits are loaded simultaneously with a common clock pulse)

☆ four-bit Register with Parallel Load :



☆ Load = 0 → No change

☆ Load = 1 → $(A_3 A_2 A_1 A_0) = (I_3 I_2 I_1 I_0)$

☆ Shift Registers :



Four-bit shift Register

☆ Serial is slower than Parallel but serial operations have the Advantage of Requiring Fewer hard-ware components

☆ Serial transfer : the datapath of a digital system is said to operate in serial Mode when information is transfered and manipulated one bit at a time



Block Diagram



Timing Diagram

Serial transfer from Register A to Register B

EX :

Timing Pulse	shift Register A	shift Register B
Initial value	1 0 1 1	0 0 1 0
After t_1	1 1 0 1	1 0 0 1
After t_2	1 1 1 0	1 1 0 0
After t_3	0 1 1 1	0 1 1 0
After t_4	1 0 1 1	1 0 1 1

★Serial Adder



Present state	Inputs		Next state	output	flip-flop Inputs	
Q	x	y	Q	S	J_Q	K_Q
0	0	0	0	0	0	X
0	0	1	0	1	0	X
0	1	0	0	1	0	X
0	1	1	1	0	1	X
1	0	0	0	1	X	1
1	0	1	1	0	X	0
1	1	0	1	0	X	0
1	1	1	1	1	X	0

State table for serial Adder

$J_Q = XY$, $K_Q = X'Y' = (X+Y)'$, $S = X \oplus Y \oplus Q$



Mode control

S_1	S_0	Register operation
0	0	No change
0	1	shift right
1	0	shift Left
1	1	Parallel Load

★ Universal shift Register:

① A clear control to clear the register to 0 , ② A clock input to synchronize the operation
③ A shift-Right control to enable the shift-Right operation and serial input and output lines associated with the shift Right
④ A shift-Left control to enable the shift-Left operation and serial input and output lines associated with the shift Left
⑤ A Parallel-Load control to enable a parallel transfer and the n input Lines Associated with the Parallel transfer ⑥ A control state that leaves the information in the register unchanged in Response to the clock
⑦ n Parallel output Lines
other shift registers may have only some of the preceding functions, with At Least one shift operation



☆Behavioral Modeling:

initial
Single-Pass Behavior

```
initial
  begin
    clock = 1'b0;
    repeat(30) → no. of transitions
      #10 clock = ~clock;
  end
```

always
cyclic behavior

```
initial
  begin
    clock = 1'b0;
  end
initial #300 $finish;
always #10 clock = ~clock;
```

clock ← Indefinite loop

```
initial begin clock=0; forever #10 clock = ~clock; end
always @ (event control expression) begin
  // Procedural assignment statements that execute
  // when condition is met
end
always @ (A, B, C) → منا مع اى تغيير فيهم هينفذ الكود
always @ (posedge clock, negedge reset) → عند الtransition لبس
```

← event control operator

لازم الصنا و هيكون على شمال يكون من نوع reg

☆Procedural Assignment:

Blocking (=)
executed sequentially
Cyclic Behavior use
ex: combinational circuits

nonblocking (<=)
executed concurrently
edge sensitive
modeling latches
Behavior

يعمل كل expression الى على اليمين وبعدها assign

☆HDL models of flip-flops:

☆(D-Latch):

```
module D_Latch(Q, D, enable);
  output Q;
  input D, enable;
  reg Q;
  always @(enable or D) → اى تغيير فيهم هينفذ الكود
    if (enable) Q <= D;
endmodule
//Verilog 2001, 2005:
module D_Latch(output reg Q, input enable, D);
  always @(enable, D) → اى تغيير فيهم هينفذ الكود
    if (enable) Q <= D;
endmodule
```

☆(D-Type flip-flop):

```
module D_ff(Q, D, clk);
  output Q;
  input D, clk;
  reg Q;
  always @(posedge clk)
    Q <= D;
  endmodule
//V2001, V2005:
module DFF(output reg Q, input D, clk, rst);
  always @(posedge clk, negedge rst)
    if (!rst) Q <= 1'b0;
    else Q <= D;
endmodule
```

☆Rules to enable the tool to infer the clock correctly:

① if, else_if → Asynchronous event
② last else → clock event
③ Asynchronous events are tested first

☆Alternative Flip-flop Models

jk-flip-flop, t-flip-flop from D-flip-flop:

```
module TFF(Q, T, clk, rst);
output Q;
input T, clk, rst;
wire DT;
assign DT = Q ^ T;
assign TF1(Q, DT, clk, rst);
endmodule
```

assign DT = Q ^ T; → DFF TF1(Q, DT, clk, rst); → continous assignment ✗

```
module JKFF(output reg Q, input J, K, clk, rst);
  wire JK = (J & ~Q) | (~K & Q);
  DFF JK1(Q, JK, clk, rst);
endmodule
module DFF(output reg Q, input D, clk, rst);
  always @(posedge clk, negedge rst)
    if(!rst) Q <= 1'b0;
    else Q <= D;
endmodule
```

☆☆ JK Flip-flop:

```
module JK_FF(input J, K, clk,
    output reg Q,
    output Q_b);
  assign Q_b = ~Q;
  always @(posedge clk)
    case ({J,K})
      2'b00: Q <= Q;
      2'b01: Q <= 1'b0;
      2'b10: Q <= 1'b1;
      2'b11: Q <= !Q;
    endcase
endmodule
```

★ State Diagram-Based HDL Models: Mealy Machine: Zero Detector



P.S		N.S				Output	
		X=0		X=1		X=0	X=1
A	B	A	B	A	B	y	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

```
module Mealy_Zero_Detector (
   output reg y_out,  → output
   input x_in, clock, reset  → inputs
);
   reg [1:0] state, next_state; → states
   Parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;   ← constants defined by Parameter in Verilog
   always @(state, x_in) → combinational circuit changes by level
     case (state)
 Blocking {  S0: if(x_in) next_state = S1; else next_state = S0;
             S1: if(x_in) next_state = S3; else next_state = S0;
             S2: if(~x_in) next_state = S0; else next_state = S2;
             S3: if(x_in) next_state = S2; else next_state = S0;
     endcase
   always @(state, x_in) → combinational circuit changes by Level
 Blocking { case (state)
              S0: y_out = 0;
              S1, S2, S3: y_out = ~x_in;
            endcase
   always @(posedge clock, negedge reset) → edge transition → Flip-flop
 Non Blocking { if (!reset) state <= S0;
                else state <= next_state;
end module
```

fork ... join → in TB executes lines in parallel

Moore Machine: Zero Detector



P.S		N.S			
		X=0		X=1	
A	B	A	B	A	B
0	0	0	1	0	0
0	1	1	1	1	0
1	0	1	1	1	0
1	1	0	0	1	1

```
module Moore_Model_fig_5_19 (
   output [1:0] y_out,
   input x_in, clock, reset
);
   reg [1:0] state; → No Need for N.S
   Parameter S0 = 2'b00, S1 = 2'b01,
             S2 = 2'b10, S3 = 2'b11;
   always @(posedge clock, negedge reset)
     if (!reset) state <= S0; → reset Asynchronous
     else case (state)
 State Transition At Posedge (Non Blocking) {
        S0: if(~x_in) state <= S1;
            else state <= 0;
        S1: if (x_in) state <= S2;
            else state <= S3;
        S2: if(~x_in) state <= S3;
            else state <= S2;
        S3: if(~x_in) state <= S0;
            else state <= S3;
     endcase
   assign y_out = state; → continous Assignment
end module
```

★ Structural Description of Clocked Sequential Circuits:

★ بتعمل ا combinational بال assign وال sequential always
وترسم كل الحاجات القديمة زي ال structural بتاع ال combinational

★ Ripple Counters:

★ Binary Ripple Counter:

A_3	A_2	A_1	A_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0

↓ Negative Edge clock ↑ Positive edge clock

تقدر تعملها بال flip-flop D
بس هتخلي ال input بتاع ال D هو Q بتاعها



☆ BCD Ripple counter





☆ Decade counter

كل لما يوصل لـ ٩ و بعدها ينزل ٠ اللي بعده يزيد و هكذا



☆ Four-bit synchronous Binary counter



☆ Four-bit up-down binary counter



☆BCD counter:

Present state				Next state				output	Flip-flops Inputs			
Q_8	Q_4	Q_2	Q_1	Q_8	Q_4	Q_2	Q_1	y	T_{Q_8}	T_{Q_4}	T_{Q_2}	T_{Q_1}
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0	1
1	0	0	1	0	0	0	0	1	1	0	0	1

$T_{Q_1} = 1$, $T_{Q_2} = Q_8' Q_1$, $T_{Q_4} = Q_2 Q_1$

$T_{Q_8} = Q_8 Q_1 + Q_4 Q_2 Q_1$, $y = Q_8 Q_1$

☆Binary counter with Parallel Load:

clear	CLK	Load	count	Function
0	X	X	X	clear to 0
1	↑	1	X	Load inputs
1	↑	0	1	count Next Binary state
1	↑	0	0	No change







BCD counter using Load input



Inputs has no effect BCD counter as in the clear input

☆ Ring counter:



Ring-counter (Initial value = 1000)



sequence of four timing signals



2^n timing signals → 2^n flip-flops (shift register)
→ n-bit counter + n-to-2^n Line Decoder

☆ Johnson counter:



Sequence Number	Flip-flop outputs A	B	C	E	AND gate required for output
1	0	0	0	0	A' E'
2	1	0	0	0	A B'
3	1	1	0	0	B C'
4	1	1	1	0	C E'
5	1	1	1	1	A E
6	0	1	1	1	A' B
7	0	0	1	1	B' C
8	0	0	0	1	C' E

☆ inter-Assignment Delay: @ c = #2 ~@
effect of postponing Assignment
هينفذ بعد ثانيتين هيستخدم في ال Ripple counter الو

☆ Random-Access Memory (RAM):



$2^k \geq n$

n → total number of words

k → No. of Addresses

1024 × 16 memory

memory address		
Binary	Decimal	Memory content
0000_0000	0	16 Bit
0000_0001	1	16 Bit
0000_0010	2	16 Bit
⋮	⋮	⋮
1111_1101	1021	16 Bit
1111_1110	1022	16 Bit
1111_1111	1023	16 Bit

☆ write & Read operations:

write steps:

① Apply the binary Address of the desired word to the address Lines

② Apply the data bits that must be stored in memory to the data Input Lines

③ Activate the write inputs

Read steps:

① Apply the binary address of the desired word to the address Lines

② Activate the read input

reg [15:0] memword [0:1023];

word Length — no. of words

☆ Access time: time required to select a word and read it

☆ cycle time: time required to complete a write operation

Ram → SRAM (latch store Binary)

→ DRam (Power off Lose info.)

(electric charges on capacitors on MOS chip)

(Must Refresh memory to restore decaying charge)

Volatile

☆ Magnetic Disk

& ROM Non Volatile

☆ Memory cell: select



Logic Diagram



Block diagram

4×4 RAM:



☆ Coincident Decoding:

Two-Dimentional decoding structure for a 1-D word memory



☆ Address Multiplexing for a 64K DRAM:



☆ ROM: Read-only memory



32×8 ROM:



X → FUSE Intact

+ → FUSE blown

☆Types of ROMs:



Programmable read-only memory (PROM)



Programmable array Logic (PAL)



Programmable Logic Array (PLA)



☆PLA: Three Inputs, four Product term, two outputs



simplified flowchart for HDL-based modeling, verification, and synthesis Fig_8.1.png



FIGURE 8.1
A simplified flowchart for HDL-based modeling, verification, and synthesis

FIGURE 8.2 Control and datapath interaction.png



FIGURE 8.2
Control and datapath interaction

ASM chart state box_Fig_8.3.png



FIGURE 8.3
ASM chart state box

ASM chart decision box_Fig_8.4.png



FIGURE 8.4
ASM chart decision box

ASM chart Conditional Box_Fig_8.5.png



Thus, a synthesis tool will interpret the logic to be combinational; failure to assign a value to every variable on every path of logic implies the need for a transparent latch (memory) to implement the logic. Synthesis tools will provide the latch, wasting silicon area.

For synthesizable sequential circuits, the event control expression must be sensitive to the positive or the negative edge of the clock (synchronizing signal), but not to both.

ALGORITHMIC STATE MACHINES (ASMs)

An algorithmic state machine (ASM) chart is a flowchart that has been developed to specifically define algorithms for execution on digital hardware.

Consequently, we now consider three levels of design: structural description, RTL description, and algorithmic based behavioral description.

The steps to form an ASMD chart are:

1. Form an ASM chart showing only the states of the controller and the input signals 2 that cause state transitions,

2. Convert the ASM chart into an ASMD chart by annotating the edges of the ASM chart to indicate the concurrent register operations of the datapath unit (i.e., register operations that are concurrent with a state transition), and

3. Modify the ASMD chart to identify the control signals that are generated by the controller and that cause the indicated operations in the datapath unit.

Digital System in RTL

RTL Representations

RTL Representations

- The set of registers in the system.
- The operations that are performed on the data stored in the registers.
- The control that supervises the sequence of operations in the system.

Operations in Digital Systems

Operations In Digital Systems

1. **Transfer operations, which transfer (i.e., copy) data from one register to another.**

2. **Arithmetic operations, which perform arithmetic (e.g., multiplication) on data in registers.**

3. **Logic operations, which perform bit manipulation (e.g., logical OR) of non numeric data in registers.**

4. **Shift operations, which shift data between registers.**

Operations in Digital Systems Examples

Operations In Digital Systems Examples

R3dR1 ÷ R2 Add contents of R2 to R1 (R1 gets R1 + R2)

R3dR3 ÷ 1 Increment R3 by 1 (count upwards)

R4dshr R4 Shift right R4

R5dB Clear R5 to 0

In general, the

blocking assignment operator (=) is used in a procedural assignment statement only

when it is necessary to specify a sequential ordering of multiple assignment statements.

RTL in HDL

RTL in HDL

(a) assign S = A + B; // Continuous assignment for addition operation

(b) always @ (A, B) // Level-sensitive cyclic behavior

S = A + B; // Combinational logic for addition operation

(c) always @ (negedge clock) // Edge-sensitive cyclic behavior

begin

RA = RA + RB; // Blocking procedural assignment for addition

RD = RA; // Register transfer operation

end

(d) always @ (negedge clock) // Edge-sensitive cyclic behavior

begin

RA <= RA + RB; // Nonblocking procedural assignment for addition

RD <= RA; // Register transfer operation

end

<= ----> Non-Blocking

= ----> Blocking

HDL Operators_Table8.1.png

Table 8.1
Verilog 2001 HDL Operators

Operator Type	Symbol	Operation Performed
Arithmetic	+	addition
	–	subtraction
	*	multiplication
	/	division
	%	modulus
	**	exponentiation
Bitwise or Reduction	~	negation (complement)
	&	AND
	|	OR
	^	exclusive-OR (XOR)
Logical	!	negation
	&&	AND
	||	OR
Shift	>>	logical right shift
	<<	logical left shift
	>>>	arithmetic right shift
	<<<	arithmetic left shift
	{ , }	concatenation
Relational	>	greater than
	<	less than
	==	equality
	!=	inequality
	===	case equality
	!==	case inequality
	>=	greater than or equal
	<=	less than or equal

Loop Statements

Loop Statements

repeat Statement

```
initial
begin
    clock = 1'b0;
    repeat (16)
    #5 clock = ~ clock;
end
```

Forever Loop

```
initial
begin
    clock = 1'b0;
    forever
    #10 clock = ~ clock;
end
```

While Loop

```
integer count;
initial
begin
    count = 0;
    while (count < 64)
    #5 count = count + 1;
end
```

For Loop

- An initial condition.
- An expression to check for the terminating condition.
- An assignment to change the control variable.

```
for (j = 0; j < 8; j = j + 1)
    begin
    // procedural statements go here
    end
```

Verilog Operator Precedence Table_8.2.png

Table 8.2
Verilog Operator Precedence

+ – ! ~ & ~& | ~| ^ ~^ ^~ (unary)	Highest precedence
**	
* / %	
+ – (binary)	
<< >> <<< >>>	
< <= > >=	
== != === !==	
& (binary)	
^ ^~ ~^ (binary)	
| (binary)	
&&	
||	
?: (conditional operator)	
{ } { { } }	Lowest precedence