

* Most common postulates formulate various algebraic structures

① Closure: A subset of a given set is closed under an operation on the larger set if performing that operation on members of the subset always produce a member of that subset.

② Associative Law: $(x * y) * z = x * (y * z)$ for all $x, y, z \in S$

③ Commutative Law: $x * y = y * x$ for all $x, y \in S$

④ Identity element: $e * x = x * e = x$ for every $x \in S$

⑤ Inverse: $x * y = e$

⑥ Distributive Law: $x * (y * z) = (x * y) * (x * z)$

* A field \rightarrow Algebraic structure \rightarrow set of elements

* Axiomatic Definition of Boolean Algebra: \rightarrow Two binary operators with properties 1-6

Boolean Algebra \rightarrow Algebraic structure defined by set of Elements B

Huntington Postulates \rightarrow with two binary operators +, \cdot

\rightarrow ① Structure closed under + operator, \cdot operator

\rightarrow ② 0 \rightarrow Identity for +, 1 \rightarrow Identity for \cdot

\rightarrow ③ $x + 0 = 0 + x = x$, $x \cdot 1 = 1 \cdot x = x$

\rightarrow ④ $x \cdot (y + z) = (x \cdot y) + (x \cdot z)$, $x + (y \cdot z) = (x + y) \cdot (x + z)$

\rightarrow ⑤ There is a complement for every $x \rightarrow x'$ $\rightarrow x + x' = 1$

\rightarrow ⑥ At least two elements $x, y \in B$, $x \neq y$

* Two-Valued Boolean Algebra

X	y	X	y	X	y	X	y	X	y	X	y	X	y
0	0	0	0	0	1	0	1	0	0	1	1	0	1
0	1	0	1	1	0	1	0	1	1	0	0	1	0
1	0	1	0	1	1	0	1	0	1	0	1	0	1
1	1	1	1	1	1	1	1	1	1	1	1	1	1

Operator	Precedence	
OR \Rightarrow AND	(1) Parentheses	
0 \leftrightarrow 1	(2) NOT	
DeMorgan's	(3) AND	
OR \Leftrightarrow AND	(4) OR	
0 \leftrightarrow 1		variable \leftrightarrow complement

* Consensus theorem: $X'Y + X'Z + YZ = XY + X'Z$

complemented Variable \rightarrow Redundancy term

* Canonical AND standard forms of n-variable $\rightarrow 2^n$ -minterm

Minterm \rightarrow AND $\left\{ \begin{array}{l} \text{o-variable} \\ \text{1-variable} \end{array} \right\}$

Maxterm \rightarrow OR $\left\{ \begin{array}{l} \text{o-variable} \\ \text{1-variable} \end{array} \right\}$

$F = \sum_{\substack{\text{of} \\ \text{ones}}} (\text{minterms}) = \prod_{\substack{\text{of} \\ \text{zero}}} (\text{Maxterms})$; $\text{minterm}_j = \text{Maxterm}_j$

Sum of Products (SOP)

Product of Sums (POS)

x	y	f ₀	f ₁	f ₂	f ₃	f ₄	f ₅	f ₆	f ₇	f ₈	f ₉	f ₁₀	f ₁₁	f ₁₂	f ₁₃	f ₁₄	f ₁₅
0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	1	0	0	0	0	0	1	1	0	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	0	1	0	0	1	0	0	0	0	1	1
1	1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1

Boolean function Operator Name Comments

f₀ = 0 Null Binary constant zero

f₁ = xy AND x and y

f₂ = x'y Inhibition x, but Not y

f₃ = x Transfer x

f₄ = x'y' Inhibition y, but Not x

f₅ = y Transfer y

f₆ = x'y + xy Exclusive OR (XOR) x or y but Not Both

f₇ = x + y OR x or y

f₈ = (xy)' NOR Not-OR

f₉ = (x'y + xy')' (XOR) Equivalence x equals y

f₁₀ = y' Complement Not y

f₁₁ = x + y' Implication If y, then x

f₁₂ = x'y' Complement Not x


f₁₃ = x'y + y' Implication If x, then y


f₁₄ = (xy)' NAND Not-AND


f₁₅ = 1 Identity Identity Binary constant 1


* Positive & Negative logic Logic signal value Logic signal value


1 H 0 L H L


AND  f = x · y


OR  f = x + y


Inverter  f = x'

Buffer  f = x

NAND  f = (x · y)'

NOR  f = (x + y)'

XOR  f = x'y + x'y' = x ⊕ y

XNOR  f = xy + x'y' = (x ⊕ y)'

GATE - Level Minimization : Map Method

★ Two-Variable R-MAP : Only one bit changes in value from one adjacent cell

Three-Variable R-MAP : Only one bit changes in value from one adjacent cell

Four-Variable R-MAP : Any two adjacent states in the Map differ by only one variable

Only one bit changes in value from one adjacent cell

Next

Color

Code

Gray

Code

NAND - Procedure

① Simplify the function and express it in SOP form

② Draw a NAND gate for each Product term of the expression that has at least two literals. The inputs to each NAND gate are the literals of the term. This procedure produces a group of 2^{n-1} gates.

③ Second Level \rightarrow AND-Invert, Invert-OR

④ Complement the literal of the term with one literal.

Multi Level AND-OR \rightarrow NAND

① AND \rightarrow AND-Invert (Conversion) | Bubbles inserted due to inversion

② OR \rightarrow Invert-OR (Conversion) | 5 literals of 4 bits will have bubbles inserted

★ NOR-circuits PDS \rightarrow bubbles to second level conversion to single literal

Other Two Level Implementations

Equivalent
Non-dominant form

(a) AND-NOR

DR-NAND

NOR-OR

Implements
the function

AND-OR-Invert

OR-AND-Invert

Simplify
into







SOP
Zero's in
Map

POS is implemented
variables

★ Exclusive-OR function $X \oplus Y = X^Y + X^Y$

★ Odd Function \rightarrow the odd patterns of Input \rightarrow H output

★ N-Variable XOR $\rightarrow 2^n/2$ minterms odd number of 1's




GATE - Level Minimization : Map Method

★ Two-Variable R-MAP : Only one bit changes in value from one adjacent cell

Three-Variable R-MAP : Only one bit changes in value from one adjacent cell

Four-Variable R-MAP : Any two adjacent states in the Map differ by only one variable

m ₀	m ₁	m ₃	m ₂
m ₂	m ₅	m ₇	m ₆
m ₁₂	m ₁₃	m ₁₅	m ₁₄
m ₈	m ₉	m ₁₁	m ₁₀



1 Share \rightarrow 4 Literals
2 Shares \rightarrow 3 Literals
4 Shares \rightarrow 2 Literals
8 // \rightarrow 1 Literal
16 // \rightarrow 2 Literals
32 // \rightarrow 2 Literals

NAND - Procedure

① Simplify the function and express it in SOP form

② Draw a NAND gate for each Product term of the expression that has at least two literals. The inputs to each NAND gate are the literals of the term. This procedure produces a group of 2^{n-1} gates.

③ Second Level \rightarrow AND-Invert, Invert-OR

④ Complement the literal of the term with one literal.

Multi Level AND-OR \rightarrow NAND

① AND \rightarrow AND-Invert (Conversion) | Bubbles inserted due to inversion

② OR \rightarrow Invert-OR (Conversion) | 5 digits of 4 bits will have bubbles inserted

★ NOR-circuits PDS \rightarrow bubbles to second level conversion to single literal

Other Two Level Implementations

Equivalent
Non-dominant form

(a) AND-NOR

DR-NAND

Implements
the function

AND-OR-Invert

OR-AND-Invert

Simplify
into







SOP
Zero's in
Map

POS is implemented
variables

★ EXCLusive-OR function $X \oplus Y = X^Y + X^Y$

★ Odd Function \rightarrow the odd patterns of Input \rightarrow H output

★ N-Variable XOR $\rightarrow 2^n/2$ minterms odd number of 1's



GATE - Level Minimization : Map Method

★ Two-Variable R-MAP : Only one bit changes in value from one adjacent cell

Three-Variable R-MAP : Only one bit changes in value from one adjacent cell

Four-Variable R-MAP : Any two adjacent states in the Map differ by only one variable

Only one bit changes in value from one adjacent cell

Color



Next

Code

Gray

Code


* Parity Generating and Checking :



بسم الله الرحمن الرحيم
يَا أَيُّهَا الْمُنْذِرُ إِذَا دَعَتْ نَفْسٍ يَكُونُ زَوْجًا فَإِذَا
جَاءَهُ لَهُ الْأَنْفُسُ فَرَرَّتْهُ إِلَيْهِ وَجَاءَتْ تَحْمِلُ صَفَرًا فَيَأْتِي
وَأَنْهَا لَهُ كَيْرَهُ فَرَرَّهُ صَدِيقًا إِلَيْهِ فَيَطْلَعُ إِلَيْهِ

بِالْأَنْفُسِ الْمُكَلَّفَاتِ كَانَ فَرَرْتُهُ إِلَيْهِ وَجَاءَتْ
لَهُ مَعَهُ الْأَنْفُسُ الْمُكَلَّفَاتِ وَلَمْ يَقُولْنَ إِلَيْهِ بَالْوَالِدُونَ
 XOR مُؤْمِنَةً إِنَّمَا يَأْتِي مَعَهُ الْأَنْفُسُ الْمُكَلَّفَاتِ وَلَمْ يَقُولْنَ إِلَيْهِ بَالْوَالِدُونَ

* HDL



* Test Benches written in HDL, More complex To Prove circuit is functionally correct

// → single Line comment, /* ... */ → Multiple Line comment

* Module Declaration \rightarrow modulename Port List \rightarrow inPats, outPats

```
module (modulename) (outPats, inPats);
    Here
    : → outPats
    : → inPats, And outPats
endmodule
wite : → long Elbow
and InstanceName(output, Input-1, Input-2, ...);
or  // (11, 11, 11, 11);
not // (11, 11);
```

* Gate Delays \rightarrow Timescale 1ns/100ps → Precision

```
and #(Time_Delay) ...;
unit measurement
for time Delays
```

```
begin
    initial
        inPATA = (BITNumbers) b(Sequence);
        initial Input
        initial #(Time-Delay) $finish;
```

* Boolean expressions \rightarrow right output = (expression);

$11 \rightarrow \text{OR} / \& \& \rightarrow \text{AND}, ! \rightarrow \text{Not}$

* User-Defined Primitives (UDP) \rightarrow

① Declared by Primitive, name, Port List

② one output, first in Port List, output1

③ An + Number of inputs

with output → output table or port list

④ table

inPats : outPats


; ↓ ↓ ↓

end table

end primitive

Combinational Logic

* the diagram of a combinational circuit has Logic Gates with no feedback paths or memory elements



* For n inputs $\rightarrow 2^n$ possible combinations of binary input

* Analysis Procedure \rightarrow Boolean Functions from Logic Diagrams

① Label all gate outputs, determine Boolean functions for each gate

* Design Procedure

① Determine Inputs, Outputs, Assign Labels to each, ② Derive truth table

③ Get simplified Boolean functions, ④ Draw Logic Diagram, Verify correctness


* Binary-Adder/Subtractors

* Half Adder

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S(Sum) = X \cdot Y + X' \cdot Y' = X \oplus Y$$


$$C(Carry) = X \cdot Y$$




★ Full-Adder

$$S = x'q_2 + x'q_2' + xq_2' + xq_2 = x \oplus q \oplus z$$


$$C = xq + xz + qz = (x \oplus q)z + xz$$




★ Binary Adder: Bits b_1, b_2, b_3, b_4 يكونون بسيطين full adders \rightarrow من b_1 إلى b_4 مترافقون



*** Carry Propagation:** في كل دورةBinary Adder إذا كان هناك تسلسلاً من مراحل لا ينطوي على full adder فستكون طبعاً قبل إدخال إلى FA معاً حتى يتم إدخال إلى FA في الدورة التالية فتحصل على مراحل إضافية



★ Binary Subtractor: يحقق مفهوم $M - V$ أو $M + (-V)$ Adder لكن هنا لا يوجد ديركتور لـ borrow، لذلك لا يمكنه إنجازها والآن




4-bit Adder-Subtractor (without overflow detection)


BCD Adder

Binary Sum				BCD Sum				Decimal
R	z_8	z_4	z_2	C	s_8	s_4	s_2	s_1
0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	0	1	0
0	0	0	1	1	0	0	1	1
0	0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1	1
0	0	1	1	0	0	0	1	0
0	0	1	1	1	0	0	1	1
0	1	0	0	0	0	1	0	0
0	1	0	0	1	0	1	0	0
0	1	0	1	0	0	1	0	1
0	1	0	1	1	0	1	0	1
0	1	1	0	0	1	0	0	0
0	1	1	0	1	1	0	0	1
0	1	1	1	0	0	1	0	0
0	1	1	1	1	0	1	0	1
1	0	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0	1
1	0	0	1	0	0	1	0	0
1	0	0	1	1	0	1	0	1
1	0	1	0	0	1	0	1	0
1	0	1	0	1	1	0	1	1
1	0	1	1	0	0	1	0	0
1	0	1	1	1	0	1	0	1
1	1	0	0	0	1	0	0	0
1	1	0	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	0	1	1	0	1	0	1
1	1	1	0	0	1	0	1	0
1	1	1	0	1	1	0	1	1
1	1	1	1	0	0	1	0	0
1	1	1	1	1	0	1	0	1

$$C = R + z_8 z_4 + z_8 z_2$$



* Binary Multipliers




$$\begin{array}{r} B_1 \\ A_1 \\ \hline A_0B_1 & A_0B_0 \end{array}$$

* Magnitude comparators $X_i = A_i B_i + A_i' B_i' = (A_i \oplus B_i)$ Equal pair


* $(A = B) = X_3 X_2 X_1 X_0 \rightarrow \text{equal}$

* $(A > B) = A_3 B_3' + X_3 A_2 B_2' + X_3 X_2 A_1 B_1' + X_3 X_2 X_1 A_0 B_0' \rightarrow \text{greater than}$


* $(A < B) = A_3' B_3 + X_3 A_2' B_2 + X_3 X_2 A_1' B_1 + X_3 X_2 X_1 A_0' B_0 \rightarrow \text{less than}$




★ Decoders: Each output line represents certain minterms of the variables we can add enable to the



To represent a function from Decoder you can OR the minterms of the function, and you could NOR the maxterms of the function.



★ Encoders: Coding the input to certain output lines



$$\begin{aligned} X &= D_4 + D_5 + D_6 + D_7 \\ Y &= D_2 + D_3 + D_6 + D_7 \\ Z &= D_1 + D_3 + D_5 + D_7 \end{aligned}$$

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	X	Y	Z
1	0	0	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

Octal-to-Binary Encoder

★ Priority Encoder



Inputs

D ₀	D ₁	D ₂	D ₃	outPats
0	0	0	0	X
0	0	0	1	X
1	0	0	0	0 0 1
X	1	0	0	0 1 1
X	X	1	0	1 0 1
X	X	X	1	1 1 1

يختبر من إذا كان الرقم المدخل يحتوي على علامة سلبية أو إيجابية، فإذا كانت العلامة إيجابية، فالناتج هو المدخل المدخل، وإن كانت سلبية، فالناتج هو عاكس المدخل.

★ Multiplexers: output using selection lines into Input Lines


★ 2ⁿ input Line - n selection Line - 1 output Line



نقطة
الخط
الغاء
الخط
الغاء

نقطة MUX يدخل MUX لـ 1 مدخل

Input J1 خطوط



★ Three State Gate


Gate J1 control = 0, J1 Input J1 و J1 جماعي J1 لـ 0 Gate

Normal
A input
High-impedance if C=0
Control
line J1
Act as open circuit

Y = A if C=1
Control J1
is Buffer J1 جماعي J1 لـ 1

Verilog Model

combinational logic



★ Predefined Primitives:

- and, -nand, -or, -nor, -xor, -xnor, -not, -buf

★ Vectors:



MSB
output [0:3] y;
wire [7:0] x;
MSB
y[3] → [0], [1], [2], [3]
x[7] → ..., [0]

★ Hierarchical Description Design Methodologies:

Top Down Bottom up

★ Three-state Gates:

GateName (output, input, control);



★ nets: wire, word, word, tri, \$appM1, \$appM0

Dataflow Modeling: assign statement

Symbol	Operation	Symbol	Operation
+	Binary addition		
-	Binary subtraction		
&	bitwise AND	&&	Logical AND
	bitwise OR		Logical OR
^	bitwise XOR		
~	bitwise Not	!	Logical NOT
==	Equality		
>	Greater than	*<> → Logical left shift	// right //
<	Less than	*<<< → Arithmetic left //	
{}	concatenation	*>>> → //	right //
? :	conditional		

★ condition ? tree-expression : false-expression;

★ Behavioral Modeling (always)

```

module ---;
  outlet y;
  input A,B,select;
  reg y;
  always @((A or B or select)) begin
    if (select) y = A;
    else y = B;
  end
endmodule
  
```

★ if-else
if (select) out = A;
else out = B;

★ case (select)

```

2'b0000 out = in-0; default
2'b0100 out = in-1; case
2'b1000 out = in-2;
2'b1100 out = in-3; default ...
endcase
  
```

★ 'b, 'd, 'o, 'h
Binary literal detail Here

★ repeat (no. of repetitions)

★ writing a simple test bench

module test-module-name;
// Declare local reg and wire identifiers
// Instantiate the design module under test

// Specify a stopwatch, using \$finish
to terminate the simulation
// Generate stimulus, using initial and
always statements

// printing the output response text
or Graphics (or both)
endmodule

inputs → reg, outputs → wire

\$display() → show using text
\$write() → show using file or text

\$monitor() → track changes

\$time → time in the simulation
\$finish → simulation exit

Task-name (format specification, arguments)

%b → binary placeholder \leftrightarrow %B

%d → decimal placeholder \leftrightarrow %D

%h → hexa placeholder \leftrightarrow %H


%o → octal placeholder \leftrightarrow %O

\$dumpfile("file-name.vcd") \rightarrow WF


\$dumpvars(0, test-module-name)

*

Sequential Logic




- ★ Sequential circuit is specified by a time sequence of inputs, outputs, internal states
- ★ Storage Elements: Latches, SR Latches



S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
1	0	0	1


(forbidden)

NOR-Representation



S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
0	0	1	0


NAND-Representation



En	S	R	Next Q
0	X	X	No change
1	0	0	No change
1	0	1	$Q=0$; Reset state
1	1	0	$Q=1$; Set state
1	1	1	Forbidden

SR Latch with control input

D-Latches




D	En	next state of Q
0	0	No change
1	0	$Q=0$; Reset state
1	1	$Q=1$; Set state

function table





D	E	Q(t+1)
0	0	Reset
1	1	Set

characteristic table


$Q(t+1) = D$
characteristic equation



- ★ Storage Elements: FLIP-FLOPs: Edge-triggered D flip-flop



★ Other flip-flops: The flip-flop



SR-flip-flop Circuit Diagram


Graphic symbol

J	R	$Q(t+1)$
0	0	$Q(t)$ No change
0	1	0 Reset
1	0	1 Set
1	1	$\bar{Q}(t)$ complement

Characteristic table

$$(t+1) = JQ + RQ$$


Characteristic equation



$$\left| \begin{array}{ccc|cc} R & C/R & D & E & F \\ 0 & X & X & 0 & 1 \\ 0 & 1 & 0 & 0 & -1 \\ 0 & 1 & 1 & 1 & 0 \end{array} \right.$$

function table

* Analysis of Clocked Circuit diagram \rightarrow Equations \rightarrow State table \rightarrow State diagram
 Sequential circuits



★ Next-state values in JK-ort-flip-flops

- ① Determine → flip-flop input equation
- ② List binary values of each input equation
- ③ Use flip-flop characteristic Table

Ques:

Determine flip-flap inflation equation
Substitute inflation equations in flip-flap
characteristic equation


Amealy Vs. Moore FSM

Present state	Inflat	Next state	oatPat
A	X	A B	y

<u>Present state</u>	<u>Next state</u>	<u>output</u>	<u>in state table</u>
x_0	x_1	x_0	$0 \rightarrow 2$ with -1

Present state	Next state	output	in state table
x_0	x_1	$x_0 x_1$	$0 \rightarrow 2$ with -1

Mealy Machine



- * Truth table describes a combinational circuit
- * State table describes a sequential circuit
- * Characteristic table describes operation of a flip-flop
- * Excitation table gives the values of flip-flop inputs for a given state transition

State Reduction

will Next 1 pair per 2 states give 1st
state
initial, next 1 pair per 2 states giving in P1
gives 0-1 in

STATE ASSIGNMENT m-states,
 n -bits $\rightarrow 2^n \geq m$

State	Assignment 1, Binary	Assignment 2, Gray code	Assignment 3, one-hot
a	000	0 0 0	00000-0000
b	0 0 1	0 0 1	00000-0010
c	0 1 0	0 1 1	0-0000-0100
d	0 1 1	0 1 0	00 000-1000
e	1 0 0	1 1 0	0-0001-0000
f	1 0 1	1 1 1	0-0010-0000
g	1 1 0	1 0 1	0-0100-0000
h	1 1 1	1 0 0	1000-0000

Present STATE	State table		Logic diagram	
	<u>Next state</u>	<u>Output</u>	<u>Next state</u>	<u>Output</u>
1	X=0 X=1	X=0 X=1		
1				
1				
1				

Design Procedure

- ① From the word description and specifications of the desired operation, derive a state diagram for the circuit
- ② Reduce No. of states if necessary
- ③ Assign binary values to the states
- ④ Obtain the binary-coded state table
- ⑤ Choose the type of flip-flops to be used
- ⑥ Derive the simplified flip-flop input equations and output functions
- ⑦ Draw the logic diagram

Excitation tables

$Q(t)$	$Q(t+1)$	J	K	Flip-flop
0	0	0	X	
0	1	1	X	
1	0	X	1	J-K
1	1	X	0	T


$Q(t)$	$Q(t+1)$	T	Flip-flop
0	0	0	
0	1	1	
1	0	1	T-flip-flop
1	1	0	

Registers A group of flip-flops, each one of which stores a common clock and is capable of storing one bit of information.

n-bit register \rightarrow store n bits of info.
to have n flip-flops


Counter Register that goes through a predetermined sequence of binary states

Four-bit Registers




clk reset

it's Register with Parallel Loads
(All bits are loaded simultaneously with a common clock pulse)




★ Load = 0 → No change

★ Load = 1 → $(A_3, A_2, A_1, A_0) = (I_3, I_2, I_1, I_0)$



★ serial transfer: the datapath of a digital system is said to operate in serial mode when information is transferred and manipulated one bit at a time



EX:

Timing & Pulse

Initial Value

After t_1

After t_2

After t_3


After t_4

Shift Register A Shift Register B

1 0 1 1	0 0 1 0
1 1 0 1	1 0 0 1
1 1 1 0	1 1 0 0
0 1 1 1	0 1 1 0
1 0 1 1	1 0 1 1

★ serial is slower than parallel but serial operations have the advantage of requiring fewer hard-wire components


*Serial Adder



Present State	Inputs		Next State	Output	flip-flop inputs	
	X	Y			J_Q	R_Q
0	0	0	0	0	0	X
0	0	1	0	1	0	X
0	1	0	0	1	0	X
0	1	1	0	0	1	X
1	0	0	0	1	X	1
1	0	1	1	0	X	0
1	1	0	1	0	X	0
1	1	1	1	1	X	0

STATE table for Adder

$$J_Q = XY, R_Q = X'Y' = (X+Y)', S = X \oplus Y \oplus Q$$




mode control

S_1	S_0	register operation
0	0	No change
0	1	Shift right
1	0	Shift Left
1	1	Parallel Load

*Universal Shift Registers

- ① A clear control to clear the register to 0,
 - ② A clock input to synchronize the operation
 - ③ A shift-right control to enable the shift-right operation and serial input and output lines associated with the shift-right
 - ④ A shift-left control to enable the shift-left operation and serial input and output lines associated with the shift-left
 - ⑤ A Parallel-Load control to enable a parallel transfer and the n input lines associated with the parallel transfer
 - ⑥ A control state that leaves the information in the register unchanged in response to the clock
 - ⑦ n parallel output lines
- At least one shift operation
- Parallel outputs



Behavioral Modelling

initial
Single-Pass behaviour

initial
begin
clock = 1'b0;
repeat(30) → ^{no. of transitions}
 @{no clock = ~clock};
end

always
cyclic behaviour

initial
begin
clock = 1'b0;
end
initial → 300 pfdish;
always → @no clock = ~clock;

Clock
Indefinite loop

initial begin clock = 0; forever
 @{no clock = ~clock}; end
always @{} (event control expression)

// procedural assignment statements that execute
// when condition is met
end
always @{} (A, B, C) → ^{when condition is met}

always @{} (posedge clock, negedge clock) → ^{when transition}
Procedural Assignment

blocking
(=)
executed

sequentially

cyclic Behaviour
use
ex: combinational
circuits

nonblocking
(<=)
executed
concurrently
edge sensitive
Modeling patches
Behaviour

HDL Models of flip-flops

D-Latch

```
module D-Latch(Q,D,enable);
    output Q;
    input D,enable;
    reg Q;
    always @ (enable or D) → اد تغییر فرم صیغه اتکور
        if (enable) Q <= D;
endmodule
```

// Verilog 2001, 2005

```
module D-Latch(output reg Q,input enable,D);
    always @ (enable or D) → اد تغییر فرم صیغه اتکور
        if (enable) Q <= D;
endmodule
```

D-Type flip-flop

```
module D-FF(Q,D,CLR);
    output Q;
    input D,CLR;
    reg Q;
    always @ (posedge CLR)
        Q <= D;
endmodule
```

// Verilog 2001, 2005

```
module DFF(output reg Q,input D,CLR,RS);
    always @ (posedge CLR, negedge RS)
        if (!RS) Q <= 1'b0;
        else Q <= D;
endmodule
```

Rules to enable the tool to infer the
clock correctly:

- ① if, else-if → Asynchronous event
- ② last else → clock event
- ③ Asynchronous events are tested first

Alternative flip-flop models
JK-Flip-Flop, T-Flip-Flop from D-Latch

```
module TFF(Q,T,CLR,RS);
    output Q;
    input T,CLR,RS;
    wire DT;
    assign DT = Q ? T : !T;
    assign FF1(Q,DT,CLR,RS);
endmodule
```

module JKFF(GATE,RS,Q,INP,CLR,RS,CLR,RS);

wire JK = (G & ~RS) | (~G & RS);
DFF JK1(Q,JK,CLK,RS);

endmodule


module DFF(GATE,RS,Q,INP,D,CLK,RS);

always @ (posedge CLK, negedge RS)
 if (!RS) Q <= 1'b0;
 else Q <= D;

endmodule

JK Flip-flop

```
module JK-FF(INP,I,RS,CLR,RS,Q,Q_B);
    output reg Q;
    output reg Q_B;
    assign Q_B = ~Q;
    always @ (posedge CLR)
        case ({I,RS})
            2'b00: Q <= Q;
            2'b01: Q <= 1'b0;
            2'b10: Q <= 1'b1;
            2'b11: Q <= !Q;
        endcase
endmodule
```




```
module Mealy-Zero-Detector
    output reg y_out;
    input  x_in, clock, reset;
endmodule
```

```
reg[1:0] state, next_state;
parameter SO = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
always @ (state, x_in) begin
    case(state)
        S0: if(x_in) next_state = S1; else next_state = SO;
        S1: if(x_in) next_state = S3; else next_state = S0;
        S2: if(~x_in) next_state = S0; else next_state = S2;
        S3: if(x_in) next_state = S2; else next_state = S0;
    endcase
    always @ (state, x_in) begin
        case(state)
            S0: y_out = 0;
            S1, S2, S3: y_out = ~x_in;
        endcase
    end
end
```

```
always @ (posedge clock, negedge reset) begin
    if(!reset) state <= SO;
    else state <= next_state;
end
endmodule
```

for R...join → intB executes lines in parallel



module Moore-Model-f19-5-19C

output [1:0] y_out;

input x_in, clock, reset;

```
) ;
    reg [1:0] state; // No Need for N.S
    parameter SO = 2'b00, S1 = 2'b01,
    S2 = 2'b10, S3 = 2'b11;
    always @ (posedge clock, negedge reset)
        if(!reset) state <= SO; // Asynchronous
        else case (state)
            S0: if (~x_in) state <= S1;
            else state <= SO;
            S1: if (x_in) state <= S2;
            else state <= S3;
            S2: if (~x_in) state <= S3;
            else state <= S2;
            S3: if (x_in) state <= S0;
            else state <= S3;
        endcase
    assign y_out = state;
endmodule
```


continuous assignment
structural description of clocked
sequential circuits
absolutely assign by combination
structural JIS; and also assign
combination by

★ Ripple counters



★ Binary Ripple counter

A ₃	A ₂	A ₁	A ₀
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1


Positive edge clock
Negative Edge clock




* BCD Ripple counter




* Decade Counter



* Four-bit synchronous Binary counter



* Four-bit up-down binary counter



* BCD counter

Present state

Q_3	Q_4	Q_2	Q_1
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	1
1	0	1	0

Next state

Q_3	Q_4	Q_2	Q_1
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	1
1	0	1	0

Output

Y

0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 1
1 0 1 0

flip-flop inputs

T_{Q_3} T_{Q_4} T_{Q_2} T_{Q_1}

0 0 0 1
0 0 1 1
0 0 0 1
0 1 1 1
0 0 0 0
0 0 1 1
0 0 0 1
1 1 1 1
1 0 0 1





$$T_{Q_1} = 1, T_{Q_2} = Q_3 Q_1, T_{Q_3} = Q_2 Q_1$$

$$+ T_{Q_4} = Q_3 Q_1 + Q_4 Q_2 Q_1, Y = Q_3 Q_1$$


∴ The Equations are written
At Point - 1st row.

* Binary Counter with Parallel Load


clear	CLR	Load	count	function
0	X	X	X	Clear to 0
1	↑	1	X	Load inputs
1	↑	0	1	count Next binary state
1	↑	0	0	No change



* Ring counter :





Ring 2 - counter (Initial value = 1000)



Sequence of four timing

shifts


$T_0 \rightarrow T_1 \rightarrow T_2 \rightarrow T_3$



2^n Timing signals

$\rightarrow 2^n$ flip-flops
(Shift register)
 $\rightarrow n$ -bit counter
+ n to 2^n Line Decoder

* Johnson counter :




Sequence Number	Flip-flop outputs A B C E	AND gate required for output
1	0 0 0 0	$A'E'$
2	1 0 0 0	$A'B'$
3	1 1 0 0	$B'C'$
4	1 1 1 0	$C'E'$
5	1 1 1 1	AE
6	0 1 1 1	$A'B$
7	0 0 1 1	$B'C$
8	0 0 0 1	$C'E$

* Inter Assignment Delay $\Rightarrow Q <= 2^n Q$
Effect of Postponing Assignment

Ripple counter \downarrow \rightarrow pipeline (with 12 issues)

* Random-Access Memory (RAM)



$$2^k \geq n$$

$n \rightarrow$ total number of words
 $k \rightarrow$ no. of addresses

ref [15:0] memword [0:1023];
 word Length no. of words

* Access Time: time required to select a word and read it

* Cycle Time: time required to complete a write operation

Ram \rightarrow SRAM (latch state binary)

\rightarrow DRAM (Power off loses info.)

(selects charges on capacitors on MOS (chip)
 Must refresh memory to restore decaying charge)

* Magnetic Disk

* ROM Non Volatile


1024x16 Memory			
Memory address	Binary	Decimal	Memory content
	0000-0000	0	16 Bit
	0000-0001	1	16 Bit
	0000-0010	2	16 Bit
		:	:
	1111-1101	1021	16 Bit
	1111-1110	1022	16 Bit
	1111-1111	1023	16 Bit

* Write & Read Operations


Write steps:

Read steps:

* Memory Cell Select




Logic Diagram




Block Diagram

4x4 RAM




*Coincident Decoding


Two-Dimensional Decoding structure
for a 2-D word memory




*Address Multiplexing For a 64x DRAM




*ROM: Read-only memory




32X8 ROM




★ Types of ROMs




Programmable read-only memory (PROM)




Programmable Array Logic (PAL)



Programmable Logic Array (PLA)



★ PLA: Three Inputs, four Product term, two outputs






FIGURE 8.1 A simplified flowchart for HDL-based modeling, verification, and synthesis

Thus, a synthesis tool will interpret the logic to be combinational; failure to assign a value to every variable on every path of logic implies the need for a transparent latch (memory) to implement the logic. Synthesis tools will provide the latch, wasting silicon area.

For synthesizable sequential circuits, the event control expression must be sensitive to the positive or the negative edge of the clock (synchronizing signal), but not to both.

RTL Representations

- The set of registers in the system.
- The operations that are performed on the data stored in the registers.
- The control that supervises the sequence of operations in the system.

Operations In Digital Systems Examples

- Operations In Digital Systems Examples
R1 = R2 // Add contents of R2 to R1 (R1 gets R1 + R2)
R3=RS - 1 // Increment R3 by 1 (count upwards)
R4=RA R4 Shift right R4
RS=0 Clear R3 to 0

In general, the blocking assignment operator (=) is used in a procedural assignment statement only when it is necessary to specify a sequential ordering of multiple assignment statements.

RTL in HDL

```
(a) assign S = A + B; // Continuous assignment for addition operation
(b) always @ (A, B) // Level-sensitive cyclic behavior
    S = A + B; // Combinational logic for addition operation
(c) always @ (posedge clock) // Edge-sensitive cyclic behavior
begin
    RA = RA + RB; // Blocking procedural assignment for addition
    RD = RA; // Register transfer operation
end
(d) always @ (posedge clock) // Edge-sensitive cyclic behavior
begin
    RA <= RA + RB; // Nonblocking procedural assignment for addition
    RD <= RA; // Register transfer operation
end
<==> Non-Blocking
=> Blocking
```

Loop Statements

repeat Statement

```
initial
begin
    $clock = 2'b00;
    repeat (10)
        #10 $clock = ~$clock;
    end
```

Forever Loop

```
initial
begin
    $clock = 1'b0;
    forever
        #10 $clock = ~$clock;
    end
```

While Loop

```
integer count;
initial
begin
    count = 0;
    while (count < 65)
        #10 count = count + 1;
end
```

For Loop

- An initial condition.
- An expression to check for the terminating condition.
- An assignment to change the control variable.

```
for (j = 0; j < 8; j = j + 2)
begin
    // procedural statements go here
end
```

FIGURE 8.2 Control and datapath interactions




FIGURE 8.2 Control and datapath interaction

ASM chart state box




FIGURE 8.3 ASM chart state box

ASM chart state box




FIGURE 8.4 ASM chart decision box

ASM chart decision box




FIGURE 8.5 ASM chart decision box

The steps to form an ASMD chart are:

1. Form an ASM chart showing only the states of the controller and the input signals 2 that cause state transitions,
2. Convert the ASM chart into an ASMD chart by annotating the edges of the ASM chart to indicate the concurrent register operations of the datapath unit (i.e., register operations that are concurrent with a state transition), and
3. Modify the ASMD chart to identify the control signals that are generated by the controller and that cause the indicated operations in the datapath unit.

Table 8.1
Verilog 2001 HDL Operators

Operator Type	Symbol	Operation Performed
Arithmetic	+	addition
	-	subtraction
	*	multiplication
	/	division
	%	modulus
	**	exponentiation
Bitwise or Reduction	~	negation (complement)
	&	AND
		OR
	^	exclusive-OR (XOR)
Logical	!	negation
	&&	AND
		OR
Shift	>>	logical right shift
	<<	logical left shift
	>>>	arithmetic right shift
	<<<	arithmetic left shift
	{ , }	concatenation
Relational	>	greater than
	<	less than
	==	equality
	!=	inequality
	====	case equality
	!=!=	case inequality
	>=	greater than or equal
	<=	less than or equal

Table 8.2
Verilog Operator Precedence

+ - ! ~ & ~ & ~ ^ ~ ^ ~ (unary)	Highest precedence
**	
* / %	
+ - (binary)	
<< >> <<< >>>	
<<= >>=	
== != === !==	
& (binary)	
^ ^ ~ ~ ^ (binary)	
(binary)	
&&	
?:(conditional operator)	
{ } {{}}	Lowest precedence