

### DSP48E1




### **Prepared By: Mohamed Shaban Moussa**


- Email: mohamedmouse066@gmail.com
- CitHub Repository: Press Here

### **Design Construction**






#### 25\*18 Patial MULT



#### **CIN MUX**



# X, Y, Z Muxes

Table 2-7: OPMODE Control Bits Select X Multiplexer Outputs

Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes
xxx	XX	00	0	Default
XXX	01	01	М	Must select with OPMODE[3:2] = 01
xxx	XX	10	P	Must select with PREG = 1
xxx	XX	11	A:B	48 bits wide


Table 2-8: OPMODE Control Bits Select Y Multiplexer Outputs

Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	Y Multiplexer Output	Notes
xxx	00	XX	0	Default
xxx	01	01	M	Must select with OPMODE[1:0] = 01
xxx	10	xx	48'FFFFFFFFFFF	Used mainly for logic unit bitwise operations on the X and Z multiplexers
xxx	11	XX	С	

Table 2-9: OPMODE Control Bits Select Z Multiplexer Outputs

Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	Z Multiplexer Output	Notes
000	xx	XX	0	Default
001	xx	XX	PCIN	
010	xx	XX	P	Must select with PREG = 1
011	xx	XX	С	
100	10	00	P	Use for MACC extend only. Must select with PREG = 1
101	xx	XX	17-bit Shift (PCIN)	
110	xx	XX	17-bit Shift (P)	Must select with PREG = 1
111	xx	XX	xx	Illegal selection

### **ALU With Maximum SIMD**



#### **Arithmetic Part of ALU**

DSP Operation	OPMODE[6:0]	ALUMODE[3:0]			
DSP Operation	OFMODE[0.0]	3	2	1	0
Z + X + Y + CIN	Any legal OPMODE	0	0	0	0
Z - (X + Y + CIN)	Any legal OPMODE	0	0	1	1
-Z + (X + Y + CIN) - 1 = not (Z) + X + Y + CIN	Any legal OPMODE	0	0	0	1
not (Z + X + Y + CIN) = -Z - X - Y - CIN - 1	Any legal OPMODE	0	0	1	0


# **Logical Part Of ALU**

Logic Unit Mode	OPMODE[3:2]			ALUMODE[3:0]		
Logic onit wode	3	2	3	2	1	0
X XOR Z	0	0	0	1	0	0
X XNOR Z	0	0	0	1	0	1
X XNOR Z	0	0	0	1	1	0
X XOR Z	0	0	0	1	1	1
X AND Z	0	0	1	1	0	0
X AND (NOT Z)	0	0	1	1	0	1
X NAND Z	0	0	1	1	1	0
(NOT X) OR Z	0	0	1	1	1	1
X XNOR Z	1	0	0	1	0	0
X XOR Z	1	0	0	1	0	1
X XOR Z	1	0	0	1	1	0
X XNOR Z	1	0	0	1	1	1
X OR Z	1	0	1	1	0	0
X OR (NOT Z)	1	0	1	1	0	1
X NOR Z	1	0	1	1	1	0
(NOT X) AND Z	1	0	1	1	1	1

### **Carry out Distribution**

SIMD Mode	Adder Bit Width	Corresponding CARRYOUT
FOUR12	P[11:0]	CARRYOUT[0]
	P[23:12]	CARRYOUT[1]
	P[35:24]	CARRYOUT[2]
	P[47:36]	CARRYOUT[3]
TWO24	P[23:0]	CARRYOUT[1]
	P[47:24]	CARRYOUT[3]
ONE48	P[47:0]	CARRYOUT[3]

### **Masked Pattern Detection and Overflow**



### **Design Code with Explaining**

#### 1- parameters and ports declaration

```
DSP48E1.v > Verilog, SV and UVM code editor > ♥ DSP48E1
      module DSP48E1 (A,B,C,D,OPMODE,ALUMODE,CARRYIN,CARRYINSEL,INMODE,CEA1,CEA2,CEB1,CEB2,CEC,CED,CEM,CEP,CEAD
      ,CEALUMODE,CECTRL,CECARRYIN,CEINMODE,RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCTRL,RSTALLCARRYIN,RSTALUMODE,RSTINMODE
      ,CLK,ACIN,BCIN,PCIN,CARRYCASCIN,MULTISIGNIN,ACOUT,BCOUT,PCOUT,P,CARRYOUT,CARRYCASCOUT,MULTISIGNOUT
      ,PATTERNDETECT,PATTERNBDETECT,OVERFLOW,UNDERFLOW);
     // ===== Pipeline / Register Control =====
     parameter ACASCREG = 1; // (0,1,2) Num of A cascade pipeline regs; must be <= AREG
     parameter ADREG = 1; // (0,1) Num of AD pipeline regs
     parameter ALUMODEREG = 1; // (0,1) Num of ALUMODE pipeline regs
     parameter AREG = 2; // (0,1,2) Num of A input pipeline regs
     parameter BCASCREG
                           = 1; // (0,1,2) Num of B cascade pipeline regs; must be <= BREG
     parameter BREG
                            = 2; // (0,1,2) Num of B input pipeline regs
     parameter CARRYINREG = 1; // (0,1) Num of CARRYIN pipeline regs
     parameter CARRYINSELREG = 1; // (0,1) Num of CARRYINSEL pipeline regs
                            = 1; // (0,1) Num of C input pipeline regs
     parameter CREG
     parameter DREG
                           = 1; // (0,1) Num of D input pipeline regs
     parameter INMODEREG = 1; // (0,1) Num of INMODE pipeline regs
     parameter MREG = 1; // (0,1) Num of multiplier (M) pipeline regs
     parameter OPMODEREG = 1; // (0,1) Num of OPMODE pipeline regs
 19
     parameter PREG = 1; // (0,1) Num of P output pipeline regs
     parameter A_INPUT = "DIRECT"; // "DIRECT" or "CASCADE"
     parameter B_INPUT
                            = "DIRECT"; // "DIRECT" or "CASCADE"
     // ==== D-Port / Multiplier / SIMD =====
     parameter USE_DPORT = "TRUE"; // "TRUE" or "FALSE" (enable pre-adder D port)
                            = "MULTIPLY";// "NONE", "MULTIPLY", "DYNAMIC"
     parameter USE MULT
     parameter USE_SIMD = "ONE48"; // "ONE48", "TW024", "FOUR12"
     parameter AUTORESET_PATDET = "RESET_MATCH"; // "NO_RESET", "RESET_MATCH", "RESET_NOT_MATCH"
                                      = 48'hFFFFFFFF600; // 48-bit mask (1=ignore bit, 0=compare bit)
     parameter [47:0] MASK
     parameter [47:0] PATTERN
                                      = 48'h000000000740; // 48-bit pattern for detect
     parameter SEL MASK
                              = "MASK";
                                                // "MASK", "C", "ROUNDING_MODE1", "ROUNDING_MODE2"
     parameter SEL_PATTERN = "PATTERN";
     parameter USE_PATTERN_DETECT = "PATDET"; // "NO_PATDET" or "PATDET"
     input signed [29:0] A; // 30-bit input
     input signed [17:0] B;
     input signed [47:0] C;
     input signed [24:0] D;
                                         // 25-bit input
     input [6:0] OPMODE;
     input [3:0] ALUMODE;
                  CARRYIN;
             [2:0] CARRYINSEL; // 3-bit carry-in select
     input [4:0] INMODE;
     // Clock Enables
      input CEA1, CEA2, CEB1, CEB2, CEC, CED, CEM, CEP;
     input CEAD, CEALUMODE, CECTRL, CECARRYIN, CEINMODE;
```

```
// Resets
     input RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
     input RSTCTRL, RSTALLCARRYIN, RSTALUMODE, RSTINMODE;
     // Clock
     input CLK;
     // Cascade Inputs
     input signed [29:0] ACIN;
     input signed [17:0] BCIN;
                                          // 18-bit B cascade in
     input signed [47:0] PCIN;
                 CARRYCASCIN; // Carry cascade in
                 MULTISIGNIN;
                                  // Multiplier sign cascade in
     // ===== Outputs =====
     output signed [29:0] ACOUT; // 30-bit A cascade out
     output signed [17:0] BCOUT;
                                          // 18-bit B cascade out
     output signed [47:0] PCOUT;
                                           // 48-bit P cascade out
     output signed [47:0] P;
                                           // 48-bit result
     output [3:0] CARRYOUT;
                 CARRYCASCOUT; // Carry cascade out
MULTISIGNOUT; // Multiplier sign ca
     output
                                   // Multiplier sign cascade out
     output
     // Status Outputs
     output PATTERNDETECT;
                                    // Pattern detect
     output PATTERNBDETECT; // Pattern bar detect
    output OVERFLOW;
                                    // Overflow detect
     output UNDERFLOW:
                                   // Underflow detect
    // Internal Wires
     wire [2:0] CARRYINSEL R:
     wire [4:0] INMODE_R;
                                  // INMODE OUT OF REG
     wire [6:0] OPMODE R;
                                   // OPMODE OUT OF REG
     wire signed [17:0] B_MULT, X_MUX_B; // OUT FROM DUAL B REG BLOCK
    wire CARRYIN_R,CIN; // CARRYIN C
wire signed [47:0] C_R; // C OUT OF REG
     wire CARRYIN_R CIN;
                                       // CARRYIN OUT OF REG
     wire [3:0] ALUMODE_R,CARRYOUT_IN;
                                                // ALUMODE OUT OF REG
    wire signed [24:0] A_MULT; // OUT FROM DUAL A,D,PRE_ADDER MODULE
     wire signed [29:0] X_MUX_A; // OUT FROM DUAL A,D,PRE_ADDER MODULE
     wire signed [42:0] MULT_OUT, MULT_OUT_R, raw_mult;
     wire signed [47:0] X_OUT,Y_OUT,Z_OUT,P_IN;
82
     wire AB_ROUND,AB_ROUND_R,MULTISIGNOUT_IN;
     wire [47:0] Final_MASK;
     wire signed [47:0] FINAL PATTERN;
     wire PD_PBD_PATTERNBDETECTPAST_PATTERNDETECTPAST;
     reg signed [47:0] P_OUT; /// for AUTO RESET LOGIC
     ///// connected wires
     assign AB_ROUND=~(A_MULT[24]^B_MULT[17]);
     assign PCOUT=P;
     assign MULTISIGNOUT_IN=MULTISIGNIN; /// ignire becuase we use Only one Slice
     assign CARRYCASCOUT=CARRYOUT[3];
```

#### 2- Optional Pipeline and 2 Duals and Multiplier

```
generate
    //// Optional Pipeline For INMODE BUS
    if(INMODEREG) D_REG #(.N(5)) INMODE_REG(INMODE,RSTINMODE,CLK,INMODE_R,CEINMODE);
   else assign INMODE_R=INMODE;
    //// Optional Pipeline For OPMODE BUS
   if(OPMODEREG) D_REG #(.N(7)) OPMODE_REG(OPMODE,RSTCTRL,CLK,OPMODE_R,CECTRL);
   else assign OPMODE R=OPMODE;
   //// Optional Pipeline For CARRYIN WIRE
   if (CARRYINREG) D_REG #(.N(1)) CARRYIN_REG(CARRYIN,RSTALLCARRYIN,CLK,CARRYIN_R,CECARRYIN);
   else assign CARRYIN_R=CARRYIN;
    //// Optional Pipeline For C BUS
   if (CREG) D_REG #(.N(48)) C_REG(C,RSTC,CLK,C_R,CEC);
   else assign C_R=C;
   if (ALUMODEREG) D_REG #(.N(4)) ALUMODE_REG(ALUMODE,RSTALUMODE,CLK,ALUMODE_R,CEALUMODE);
   else assign ALUMODE_R=ALUMODE;
   //// Optional Pipeline For CARRYINSEL BUS
   if(CARRYINSELREG) D_REG #(.N(3)) CARRYINSEL_REG(CARRYINSEL_RSTCTRL,CLK,CARRYINSEL_R,CECTRL);
   else assign CARRYINSEL R=CARRYINSEL;
    //// optional pipeline for A[24] XOR B[17] WIRE
   if(MREG) D_REG #(.N(1)) ROUND_REG (~(A_MULT[24]^B_MULT[17]),RSTALLCARRYIN,CLK,AB_ROUND_R,CEM);
   else assign AB_ROUND_R=AB_ROUND;
    //// optional pipeline for MUltiply Output Bus
   if(MREG) D_REG #(.N(43)) M_REG (MULT_OUT,RSTM,CLK,MULT_OUT_R,CEM);
   else assign MULT_OUT_R=MULT_OUT;
   if(PREG) D_REG #(.N(48)) P_REG (P_OUT,RSTP,CLK,P,CEP);
   else assign P=P_OUT;
   //// optional pipeline for Carry out Bus
   if(PREG) D_REG #(.N(4)) COUT_REG (CARRYOUT_IN,RSTP,CLK,CARRYOUT,CEP);
   else assign CARRYOUT=CARRYOUT_IN;
    //// optional pipeline for MULTISIGN OUT Wire
   if(PREG) D_REG #(.N(1)) SIGN_REG (MULTISIGNOUT_IN,RSTP,CLK,MULTISIGNOUT,CEP);
   else assign MULTISIGNOUT=MULTISIGNOUT_IN;
endgenerate
Dual_B_Register #(.BREG(BREG),.B_INPUT(B_INPUT),.BCASCREG(BCASCREG))
         Dual_B_Module(B,BCIN,INMODE_R[4],BCOUT,B_MULT,X_MUX_B,CLK,CEB1,CEB2,RSTB);
Dual_A_D_PRE_Adder #(.AREG(AREG),.ACASCREG(ACASCREG),.DREG(DREG),.ADREG(ADREG),.A_INPUT(A_INPUT),.USE_DPORT(USE_DPORT)
         Dual_A_D_PRE_Adder_Module(A,ACIN,D,INMODE[3:0],CEA1,CEA2,RSTA,CED,CEAD,RSTD,A_MULT,ACOUT,X_MUX_A,CLK);
if(USE_MULT=="MULTIPLY") begin
Partial_Product #(.A_WIDTH(25),.B_WIDTH(18)) Multiplier_25_18(A_MULT,B_MULT,MULT_OUT);
else if (USE_MULT=="DYNAMIC") begin
Partial_Product #(.A_WIDTH(25),.B_WIDTH(18)) Multiplier_25_18(A_MULT,B_MULT,raw_mult);
assign MULT_OUT=(OPMODE_R[3:0]==4'b0101)? raw_mult : 0;
else if (USE_MULT=="NONE") begin
assign MULT_OUT=0;
endgenerate
```

#### 3-Muxes and Pattern Part

```
MUX4_1 #(.N(48)) Y_MUX({48{1'b0}},(OPMODE_R[1:0]==2'b01)?{{5{MULT_OUT_R[42]}},MULT_OUT_R]:0,{48{1'b1}},C_R,OPMODE_R[3:2],Y_OUT);
MUX8_1 #(.N(48)) Z_MUX({48{1'b0}},PCIN,(PREG)?P:0,C_R,(PREG & OPMODE_R[3:0]==4'b1000)?P:0,(PCIN >>> 17),(P >>> 17),{48{1'b0}},OPMODE_R[6:4],Z_OUT);
MUX8_1 #(.N(1)) CIN_MUX(CARRYIN_R,~PCIN[47],CARRYCASCIN,PCIN[47],CARRYCASCOUT,~P[47],AB_ROUND_R,P[47],CARRYINSEL_R,CIN);
generate
if(USE_SIMD=="ONE48") begin
ALU #(.N(48)) ALU_MODULE(X_OUT,Y_OUT,Z_OUT,CIN,ALUMODE_R,OPMODE_R,P_IN,CARRYOUT_IN[3]);
assign CARRYOUT IN[2:0]=0;
else if (USE_SIMD=="TW024") begin
ALU #(.N(24)) ALU1_MODULE(X_OUT[23:0],Y_OUT[23:0],Z_OUT[23:0],CIN,ALUMODE_R,OPMODE_R,P_IN[23:0],CARRYOUT_IN[1]);
ALU #(.N(24)) ALU2_MODULE(X_OUT[47:24],Y_OUT[47:24],Z_OUT[47:24],0,ALUMODE_R,OPMODE_R,P_IN[47:24],CARRYOUT_IN[3]);
assign CARRYOUT IN[0]=0;
assign CARRYOUT_IN[2]=0;
else if(USE_SIMD=="FOUR12") begin
ALU #(.N(12)) ALU1_MODULE(X_OUT[11:0],Y_OUT[11:0],Z_OUT[11:0],CIN,ALUMODE_R,OPMODE_R,P_IN[11:0],CARRYOUT_IN[0]);
ALU #(.N(12)) ALU2_MODULE(X_OUT[23:12],Y_OUT[23:12],Z_OUT[23:12],0,ALUMODE_R,OPMODE_R,P_IN[23:12],CARRYOUT_IN[1]);
ALU #(.N(12)) ALU3_MODULE(X_OUT[35:24],Y_OUT[35:24],Z_OUT[35:24],0,ALUMODE_R,OPMODE_R,P_IN[35:24],CARRYOUT_IN[2]);
ALU #(.N(12)) ALU4_MODULE(X_OUT[47:36],Y_OUT[47:36],Z_OUT[47:36],0,ALUMODE_R,OPMODE_R,P_IN[47:36],CARRYOUT_IN[3]);
endgenerate
genvar i;
generate
if(USE_PATTERN_DETECT=="PATDET")begin
assign Final MASK=(SEL MASK=="MASK")? MASK
                :(SEL_MASK=="C")?C_R
                :(SEL MASK=="ROUNDING MODE1")?(~C R)<<1
                :(SEL_MASK=="ROUNDING_MODE2")?(~C_R)<<2
                :0;
assign FINAL_PATTERN=(SEL_PATTERN=="PATTERN")?PATTERN
                   :(SEL PATTERN=="C")?C R:0;
Mask_Compare COMPARE_MODULE(P,FINAL_PATTERN,Final_MASK,PD,PBD);
if(PREG) begin
D_REG #(.N(1)) PD_REG(PD,RSTP,CLK,PATTERNDETECT,CEP);
D_REG #(.N(1)) PBD_REG(PBD,RSTP,CLK,PATTERNBDETECT,CEP);
end
else begin
  assign PATTERNDETECT=PD;
 assign PATTERNBDETECT=PBD;
end
/// PAST VERSIONS PIPELINED WITHOUT CONDITIONS
D_REG #(.N(1)) PD_PAST_REG(PATTERNDETECT, RSTP, CLK, PATTERNDETECTPAST, CEP);
D_REG #(.N(1)) PBD_PAST_REG(PATTERNBDETECT,RSTP,CLK,PATTERNBDETECTPAST,CEP);
assign OVERFLOW=(~PATTERNDETECT)&(~PATTERNBDETECT)&(PATTERNDETECTPAST);
assign UNDERFLOW=(~PATTERNDETECT)&(~PATTERNBDETECT)&(PATTERNBDETECTPAST);
endgenerate
```

#### **4-Auto Detection Reset Part**

```
//////// AUTO RESET LOGIC ////////////
if(USE_PATTERN_DETECT == "PATDET") begin
 if(AUTORESET_PATDET=="RESET_MATCH") begin
   always@(*)begin
   if(PATTERNDETECT) P_OUT=0;
    else P_OUT=P_IN;
 else if (AUTORESET_PATDET=="RESET_NOT_MATCH")begin
  always@(*) begin
  if(PATTERNBDETECT) P_OUT=0;
  else P_OUT=P_IN;
end
else begin
 always @(*) begin
 P_OUT=P_IN;
 endgenerate
endmodule //DSP48E1
```

### Reg Module

```
REG.v > Verilog, SV and UVM code editor > PD_REG

1    module D_REG(d,rst,clk,q,enable);
2    parameter N=1;
3    input [N-1:0] d;
4    input rst,clk,enable;
5    output reg [N-1:0] q;
6    always @(posedge clk) begin
7     if(rst) q<=0;
8    else if(enable) q<= d;
9    end
10    endmodule</pre>
```

#### **Dual A D and pre-Adder Module**

```
Dual A D PRE Adder.v > Verilog, SV and UVM code editor > Dual A D PRE Adder
      module Dual_A_D_PRE_Adder (A,ACIN,D,INMODE_0T03,CEA1,CEA2,RSTA,CED,CEAD,RSTD,A_MULT,ACOUT,X_MUX_A,CLK);
      parameter A_INPUT
                           = "DIRECT"; // "DIRECT" or "CASCADE"
      parameter AREG
                           = 2; // (0,1,2) Num of A input pipeline regs
      parameter ACASCREG = 1; // (0,1,2) Num of A cascade pipeline regs; must be <= AREG</pre>
      parameter ADREG = 1; // (0,1) Num of AD pipeline regs
parameter DREG = 1: // (0.1) Num of D input pipeline
      parameter DREG
      parameter USE DPORT = "TRUE"; // "TRUE" or "FALSE" (enable pre-adder D port)
      input signed [29:0] A,ACIN;
      input signed [24:0] D;
      input [3:0] INMODE_0TO3;
      input CEA1, CEA2, RSTA, CED, CEAD, RSTD, CLK;
      output signed [29:0] ACOUT, X_MUX_A;
      output signed [24:0] A_MULT;
      wire signed [29:0] A1_IN;
      wire signed [29:0] A1 R,A2 R;
      wire signed [24:0] A_MUX_OUT1,A_MUX_OUT2,D_R,PRE_Adder_OUT,AD_R,D_OUT;
      assign A1_IN = (A_INPUT=="DIRECT")?A:ACIN;
     assign X_MUX_A = A2_R;
      assign ACOUT = (ACASCREG==2)?A2_R:(ACASCREG==1)?A1_R:A1_IN;
      assign A_MUX_OUT1 = (INMODE_0TO3[0])? A1_R[24:0] : X_MUX_A[24:0];
      assign A_MUX_OUT2 = A_MUX_OUT1 & {25{~INMODE_0T03[1]}};
      assign A_MULT = (USE_DPORT=="FALSE")? A_MUX_OUT2 : AD_R;
      generate
      if(AREG==2) begin
     D_REG #(.N(30)) A1(A1_IN,RSTA,CLK,A1_R,CEA1);
      D_REG #(.N(30)) A2(A1_R,RSTA,CLK,A2_R,CEA2);
      else if (AREG==1) begin
      D_REG #(.N(30)) A1(A1_IN,RSTA,CLK,A1_R,CEA1);
     assign A2 R=A1 R;
      else begin
     assign A1_R=A1_IN;
      assign A2_R=A1_R;
      endgenerate
      generate
      if(USE DPORT=="TRUE") begin
      if(DREG) D_REG #(.N(25)) D1(D,RSTD,CLK,D_R,CED);
      else
              assign D_R=D;
      if (ADREG) D_REG #(.N(25)) AD(PRE_Adder_OUT,RSTD,CLK,AD_R,CEAD);
      else assign AD_R=PRE_Adder_OUT;
      assign D_OUT = D_R & {25{INMODE_0T03[2]}};
      assign PRE_Adder_OUT = (INMODE_0TO3[3])? D_OUT-A_MUX_OUT2 : D_OUT+A_MUX_OUT2;
      endgenerate
      endmodule //Dual_A&D&PRE_Adder
```

#### **Dual B Module**

```
Dual_B_Register.v > Verilog, SV and UVM code editor > ♥ Dual_B_Register
  1
      module Dual_B_Register (B,BCIN,INMODE_4,BCOUT,B_MULT,X_MUX_B,CLK,CEB1,CEB2,RSTB);
      parameter BREG
                          = 2; // (0,1,2) Num of B input pipeline regs
      parameter B_INPUT = "DIRECT"; // "DIRECT" or "CASCADE"
      parameter BCASCREG = 2; // (0,1,2) Num of B cascade pipeline regs; must be <= BREG
      input signed[17:0] B,BCIN;
      input INMODE_4,CLK,CEB1,CEB2,RSTB;
      output signed [17:0] BCOUT, B_MULT, X_MUX_B;
      wire signed [17:0] B1_IN;
      wire signed [17:0] B1_R,B2_R;
      assign B1_IN = (B_INPUT=="DIRECT")?B:BCIN;
      assign X_MUX_B = B2 R;
      assign B_MULT = (INMODE_4)? B1_R : X_MUX_B;
      assign BCOUT = (BCASCREG==2)?B2_R:(BCASCREG==1)?B1_R:B1_IN;
      generate
      if(BREG==2) begin
      D_REG #(.N(18)) B1(B1_IN,RSTB,CLK,B1_R,CEB1);
      D_REG #(.N(18)) B2(B1_R,RSTB,CLK,B2_R,CEB2);
      else if (BREG==1) begin
      D_REG #(.N(18)) B1(B1_IN,RSTB,CLK,B1_R,CEB1);
      assign B2_R=B1_R;
      else begin
      assign B1_R=B1_IN;
      assign B2_R=B1_R;
      endgenerate
      endmodule //Dual_B_Register
```

#### **Partial Product Module**

```
Partial_Product.v > Verilog, SV and UVM code editor >  Partial_Product
      module Partial Product #(
  1
           parameter A WIDTH = 8,
           parameter B_WIDTH = 8
      )(
           input [A WIDTH-1:0] A,
           input [B WIDTH-1:0] B,
           output [A_WIDTH+B_WIDTH-1:0] P
       );
           reg [A WIDTH+B WIDTH-1:0] P ARR;
           integer i;
           always @(*) begin
 11
 12
               P ARR = 0;
               for (i = 0; i < B WIDTH; i = i+1) begin
                   P ARR = P ARR + ( (A & {A WIDTH{B[i]}}) << i );
               end
           end
 17
           assign P = P_ARR;
      endmodule
 18
```

#### Mux4\_1 Module

```
MUX4_1.v > Verilog, SV and UVM code editor >  MUX4_1
      module MUX4 1 (in0,in1,in2,in3,sel,out);
  1
      parameter N=48;
      input [N-1:0] in0, in1, in2, in3;
      input [1:0]sel;
      output reg [N-1:0] out;
      always @(*) begin
          case (sel)
          2'b00:out=in0;
          2'b01:out=in1;
          2'b10:out=in2;
 10
          2'b11:out=in3;
 11
 12
           endcase
 13
      end
      endmodule //MUX4_1
 14
```

#### Mux8\_1 Module

```
MUX8_1.v > Verilog, SV and UVM code editor >  MUX8_1
  1 v module MUX8 1 (in0,in1,in2,in3,in4,in5,in6,in7,sel,out);
      parameter N=1;
      input [N-1:0] in0,in1,in2,in3,in4,in5,in6,in7;
      input [2:0] sel;
      output reg [N-1:0] out;
      always @(*) begin
      case (sel)
      0:out=in0;
      1:out=in1;
     2:out=in2;
      3:out=in3;
 11
      4:out=in4;
 12
      5:out=in5;
 13
     6:out=in6;
 14
     7:out=in7;
 15
      endcase
 17
      end
      endmodule //MUX8 1
 18
 19
```

#### **ALU Module**

```
ALU.v > Verilog, SV and UVM code editor > ALU.
  1 \times module ALU (X_OUT,Y_OUT,Z_OUT,CIN,ALUMODE_R,OPMODE_R,P_IN,COUT);
      parameter N=48;
      input signed [N-1:0] X_OUT,Y_OUT,Z_OUT;
      input CIN:
      input [3:0]ALUMODE_R;
      input [6:0]OPMODE_R;
      output reg signed [N-1:0] P_IN;
      output reg COUT;
      wire signed [N-1:0] CIN1;
      assign CIN1=CIN;
      always @(*) begin
      case (ALUMODE_R)
      4'b0000: {COUT,P_IN}=Z_OUT+X_OUT+Y_OUT+CIN1;
      4'b0001: {COUT,P_IN}=~Z_OUT+X_OUT+Y_OUT+CIN1;
      4'b0010: {COUT,P IN}=~(Z OUT+X OUT+Y OUT+CIN1);
      4'b0011: {COUT,P_IN}=Z_OUT-(X_OUT+Y_OUT+CIN1);

√ 4'b0100: begin

                if(OPMODE_R[3:2]==2'b00)begin
                   {COUT, P_IN}=X_OUT^Z_OUT;
                else if (OPMODE R[3:2]==2'b10) begin
                   {COUT,P_IN}=~(X_OUT^Z_OUT);
                end
                else begin
                   {COUT, P_IN}=0;
                end
                end
 29 \( 4'b0101:begin
               if(OPMODE_R[3:2]==2'b00)begin
                  {COUT,P_IN}=~(X_OUT^Z_OUT);
               else if (OPMODE_R[3:2]==2'b10) begin
                 {COUT P IN}=X OUT^Z OUT;
               end
              else begin
                  {COUT,P_IN}=0;
               end
               end
 40 < 4'b0110:begin
               if(OPMODE_R[3:2]==2'b00)begin
                  {COUT,P_IN}=~(X_OUT^Z_OUT);
               end
               else if (OPMODE_R[3:2]==2'b10) begin
                  {COUT,P_IN}=X_OUT^Z_OUT;
               end
               else begin
                  {COUT,P_IN}=0;
               end
```

```
4'b0111:begin
             if(OPMODE_R[3:2]==2'b00)begin
                {COUT, P_IN}=X_OUT^Z_OUT;
             else if (OPMODE_R[3:2]==2'b10) begin
                {COUT,P_IN}=~(X_OUT^Z_OUT);
             else begin
                {COUT, P_IN}=0;
     4'b1100:begin
             if(OPMODE_R[3:2]==2'b00)begin
                {COUT,P_IN}=X_OUT & Z_OUT;
             end
             else if (OPMODE_R[3:2]==2'b10) begin
                {COUT, P_IN}=X_OUT | Z_OUT;
             end
69
             else begin
              {COUT,P_IN}=0;
             end
     4'b1101:begin
             if(OPMODE_R[3:2]==2'b00)begin
                {COUT,P_IN}=X_OUT&(~Z_OUT);
             else if (OPMODE_R[3:2]==2'b10) begin
                {COUT,P_IN}=X_OUT | (~Z_OUT);
             end
             else begin
                {COUT,P_IN}=0;
             end
             end
     4'b1110:begin
             if(OPMODE_R[3:2]==2'b00)begin
                {COUT, P_IN} =~ (X_OUT&Z_OUT);
             else if (OPMODE_R[3:2]==2'b10) begin
               {COUT,P_IN}=~(X_OUT|Z_OUT);
             else begin
                {COUT, P_IN}=0;
             end
     4'b1111:begin
             if(OPMODE_R[3:2]==2'b00)begin
                {COUT, P_IN}=(~X_OUT) | Z_OUT;
             else if (OPMODE_R[3:2]==2'b10) begin
                {COUT,P_IN}=(~X_OUT)&Z_OUT;
             end
             else begin
                {COUT, P_IN}=0;
             end
             default : {COUT,P_IN}=0;
     endmodule //ALU
```

### **Mask Comparing Module**

```
  Mask_Compare.v > Verilog, SV and UVM code editor > 
  Mask_Compare

      module Mask_Compare (P,FINAL_PATTERN,Final_MASK,PD,PBD);
      input signed [47:0]P,FINAL_PATTERN;
      input [47:0]Final_MASK;
      output reg PD, PBD;
      reg [5:0] valid_bits,true_bits,valid_bits1,true_bits1; //// the maximum count for both 48 so minimum is 6 bits 2^6=64
      integer i;
      always @(*) begin
          valid_bits = 0;
          true_bits = 0;
          valid_bits1 = 0;
          true_bits1 = 0;
          for (i=0; i<48; i=i+1) begin
              if(Final_MASK[i]==0) begin
                  valid_bits = valid_bits + 1;
                  if(P[i] == FINAL_PATTERN[i])
                      true_bits = true_bits + 1;
                  valid bits1 = valid bits1 + 1;
                  if(P[i] == ~FINAL_PATTERN[i])
                      true_bits1 = true_bits1 + 1;
          PD = (true_bits == valid_bits) ? 1'b1 : 1'b0;
          PBD = (true bits1 == valid bits1) ? 1'b1 : 1'b0;
      endmodule //Mask_Compare
```

#### Package For Testbench

```
DSP_PKG.sv > Verilog, SV and UVM code editor > {} DSP48E1_P > \(\begin{align*} \text{SDSP48E1_Stimulus} > \text{V}\) new
      package DSP48E1 P;
      class DSP48E1 Stimulus;
        rand logic signed [29:0] A, ACIN;
         rand logic signed [17:0] B, BCIN;
        rand logic signed [47:0] C, PCIN;
        rand logic signed [24:0] D;
        rand logic [6:0]
                            OPMODE;
        rand logic [3:0]
                            ALUMODE;
                            CARRYIN;
 11
        rand logic [2:0]
                            CARRYINSEL;
        rand logic [4:0]
                            INMODE;
        rand logic CARRYCASCIN;
 13
        rand logic MULTISIGNIN;
         constraint OP{
           OPMODE[6:4] inside {[0:6]};
           CARRYINSEL inside{[0:5],7};
         function new();
             A = '0; B = '0;
             C = '0; D = '0;
             ACIN = '0; BCIN = '0; PCIN = '0; OPMODE = 7'd0;
             ALUMODE = 4'd0; CARRYIN = 1'b0; CARRYINSEL = 3'd0; INMODE = 5'd0;
 23
             CARRYCASCIN = 1'b0; MULTISIGNIN = 1'b0;
 24
           endfunction
      endclass
      endpackage
```

### **Testbench (Fully Verified)**

```
DSP48E1_tb.sv > Verilog, SV and UVM code editor > ♥ DSP48E1 tb
      module DSP48E1 tb();
      import DSP48E1_P::*;
      parameter ACASCREG
                               = 1; // (0,1,2) Num of A cascade pipeline regs; must be <= AREG
      parameter ADREG
                               = 1; // (0,1) Num of AD pipeline regs
      parameter ALUMODEREG
                               = 1; // (0,1) Num of ALUMODE pipeline regs
      parameter AREG
                               = 2; // (0,1,2) Num of A input pipeline regs
      parameter BCASCREG
                               = 1; // (0,1,2) Num of B cascade pipeline regs; must be <= BREG
      parameter BREG
                               = 2; // (0,1,2) Num of B input pipeline regs
      parameter CARRYINREG
                               = 1; // (0,1) Num of CARRYIN pipeline regs
      parameter CARRYINSELREG = 1; // (0,1) Num of CARRYINSEL pipeline regs
      parameter CREG
                               = 1; // (0,1) Num of C input pipeline regs
      parameter DREG
                               = 1; // (0,1) Num of D input pipeline regs
      parameter INMODEREG
                               = 1; // (0,1) Num of INMODE pipeline regs
      parameter MREG
                               = 1; // (0,1) Num of multiplier (M) pipeline regs
      parameter OPMODEREG
                               = 1; // (0,1) Num of OPMODE pipeline regs
 16
      parameter PREG
                               = 1; // (0,1) Num of P output pipeline regs
      // ===== Input Selection =====
                              = "DIRECT"; // "DIRECT" or "CASCADE"
      parameter A_INPUT
                               = "DIRECT"; // "DIRECT" or "CASCADE"
      parameter B_INPUT
      // ==== D-Port / Multiplier / SIMD =====
      parameter USE DPORT
                               = "TRUE"; // "TRUE" or "FALSE" (enable pre-adder D port)
      parameter USE MULT
                               = "MULTIPLY";// "NONE", "MULTIPLY", "DYNAMIC"
                               = "ONE48"; // "ONE48", "TWO24", "FOUR12"
      parameter USE SIMD
      parameter AUTORESET_PATDET = "RESET_MATCH"; // "NO_RESET", "RESET_MATCH", "RESET_NOT_MATCH"
                                        = 48'hFFFF00FFFFFF; // 48-bit mask (1=ignore bit, 0=compare bit)
      parameter [47:0] MASK
      parameter [47:0] PATTERN
                                        = 48'h000054000000; // 48-bit pattern for detect
                                                    // "MASK", "C", "ROUNDING_MODE1", "ROUNDING_MODE2"
      parameter SEL MASK
                                 = "MASK";
      parameter SEL_PATTERN
                                 = "PATTERN";
                                                    // "PATTERN" or "C"
      parameter USE_PATTERN_DETECT = "PATDET"; // "NO_PATDET" or "PATDET"
      // Testbench signals
      logic signed [29:0] A, ACIN;
      logic signed [17:0] B, BCIN;
      logic signed [47:0] C, PCIN;
      logic signed [24:0] D;
      logic [6:0] OPMODE;
      logic [3:0] ALUMODE;
      logic CARRYIN;
      logic [2:0] CARRYINSEL;
      logic [4:0] INMODE;
      // Clock enables
      logic CEA1, CEA2, CEB1, CEB2, CEC, CED, CEM, CEP;
      logic CEAD, CEALUMODE, CECTRL, CECARRYIN, CEINMODE;
      logic RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
      logic RSTCTRL, RSTALLCARRYIN, RSTALUMODE, RSTINMODE;
```

```
logic CLK;
     logic CARRYCASCIN;
     logic MULTISIGNIN;
     logic signed [29:0] ACOUT, ACOUT_EXP;
     logic signed [17:0] BCOUT, BCOUT_EXP;
     logic signed [47:0] PCOUT, PCOUT_EXP;
     logic signed [47:0] P,P_EXP;
     logic [3:0] CARRYOUT, CARRYOUT_EXP;
     logic CARRYCASCOUT,CARRYCASCOUT_EXP;
     logic MULTISIGNOUT, MULTISIGNOUT_EXP;
     logic PATTERNDETECT;
     logic PATTERNBDETECT;
     logic OVERFLOW;
     logic UNDERFLOW;
     logic rst_flag;
     integer correct_count,error_count;
     assign CARRYOUT_EXP[2:0]=0;
     assign CARRYCASCOUT_EXP=CARRYOUT_EXP[3];
     assign MULTISIGNOUT_EXP=MULTISIGNIN;
     assign ACOUT_EXP=A;
     assign BCOUT_EXP=B;
     assign PCOUT_EXP=P_EXP;
   V DSP48E1 #(.AREG(AREG),.BREG(BREG), .USE_MULT(USE_MULT), .PREG(PREG),
       .DREG(DREG),.CARRYINREG(CARRYINREG),.CARRYINSELREG(CARRYINSELREG),
       .ADREG(ADREG),.INMODEREG(INMODEREG),.MREG(MREG),.OPMODEREG(OPMODEREG),
       .ACASCREG(ACASCREG),.BCASCREG(BCASCREG),.A_INPUT(A_INPUT),.B_INPUT(B_INPUT),
       .USE_DPORT(USE_DPORT),.USE_SIMD(USE_SIMD),.AUTORESET_PATDET(AUTORESET_PATDET),
       .MASK(MASK),.PATTERN(PATTERN),.SEL_MASK(SEL_MASK),.SEL_PATTERN(SEL_PATTERN),
       .USE_PATTERN_DETECT(USE_PATTERN_DETECT)) DUT(.*);
80 vinitial begin
         CLK=0:
         forever begin
             #1 CLK=~CLK:
         end
     task Golden_Model(input logic signed [47:0]Z_OUT,Y_OUT,X_OUT , input logic cin);
     if(rst_flag) {CARRYOUT_EXP[3],P_EXP}=0;
   case (ALUMODE)
       4'b0000: {CARRYOUT_EXP[3],P_EXP} = Z_OUT + X_OUT + Y_OUT +$signed({47'd0,cin});
       4'b0001: {CARRYOUT_EXP[3],P_EXP} = ~Z_OUT + X_OUT + Y_OUT +$signed({47'd0,cin});
       4'b0010: {CARRYOUT_EXP[3],P_EXP} = ~(Z_OUT + X_OUT + Y_OUT +$signed({47'd0,cin}));
       4'b0011: {CARRYOUT_EXP[3],P_EXP} = Z_OUT - (X_OUT + Y_OUT +$signed({47'd0,cin}));
       4'b0100: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? (X_OUT ^ Z_OUT) :
                               (OPMODE[3:2]==2'b10) ? ~(X_OUT ^ Z_OUT) : 0;
       4'b0101: {CARRYOUT_EXP[3],P_EXP} = (OPMODE[3:2]==2'b00) ? ~(X_OUT ^ Z_OUT) :
                               (OPMODE[3:2]==2'b10) ? (X_OUT ^ Z_OUT) : 0;
       4'b0110: {CARRYOUT_EXP[3],P_EXP} = (OPMODE[3:2]==2'b00) ? ~(X_OUT ^ Z_OUT) :
                              (OPMODE[3:2]==2'b10) ? (X_OUT ^ Z_OUT) : 0;
       4'b0111: {CARRYOUT_EXP[3],P_EXP} = (OPMODE[3:2] == 2'b00) ? (X_OUT ^ Z_OUT) :
                               (OPMODE[3:2]==2'b10) ? ~(X_OUT ^ Z_OUT) : 0;
       4'b1100: {CARRYOUT_EXP[3],P_EXP} = (OPMODE[3:2] == 2'b00) ? (X_OUT & Z_OUT) :
                               (OPMODE[3:2]==2'b10) ? (X_OUT | Z_OUT) : 0;
       4'b1101: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? (X_OUT & ~Z_OUT) :
                              (OPMODE[3:2]==2'b10) ? (X_OUT | ~Z_OUT) : 0;
       4'b1110: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? ~(X_OUT & Z_OUT) :
                               (OPMODE[3:2]==2'b10) ? ~(X_OUT | Z_OUT) : 0;
       4'b1111: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? ((~X_OUT) | Z_OUT) :
                               (OPMODE[3:2]==2'b10) ? ((~X_OUT) & Z_OUT) : 0;
       default: {CARRYOUT_EXP[3],P_EXP} =0;
     endtask
```

```
114
      task assert_reset();
     RSTA=1;RSTB=1;RSTC=1;RSTD=1;RSTM=1;RSTP=1;RSTCTRL=1;
     RSTALLCARRYIN=1; RSTALUMODE=1; RSTINMODE=1;
     rst flag=1;
     check_result(0,0,0,0);
     RSTA=0;RSTB=0;RSTC=0;RSTD=0;RSTM=0;RSTP=0;RSTCTRL=0;
     RSTALLCARRYIN=0; RSTALUMODE=0; RSTINMODE=0;
     rst_flag=0;
     endtask
     task check_result(input logic signed [47:0]Z_OUT,Y_OUT,X_OUT , input logic cin);
     Golden_Model(Z_OUT,Y_OUT,X_OUT,cin);
     if(ACOUT_EXP!=ACOUT || BCOUT_EXP!=BCOUT || MULTISIGNOUT_EXP!=MULTISIGNOUT) begin
          $display("ERROR IN DUALS CASC OUT A AND B");
          error_count=error_count+1;
     else correct_count=correct_count+1;
     if (PATTERNDETECT==1) begin
          P EXP=0:
     @(negedge CLK); /// to cover Pattern cases
     if(P_EXP!=P || PCOUT_EXP!=PCOUT || CARRYOUT_EXP!=CARRYOUT || CARRYCASCOUT_EXP!= CARRYCASCOUT) begin
           $display("ERROR IN DSP48E1 FUNCTION ");
           error_count=error_count+1;
     else correct_count=correct_count+1;
     endtask
     initial begin
          logic signed [24:0] dual_a_out;
          logic signed [42:0] mult;
          logic signed [47:0] X,Y,Z,P_FED_CIN,P_FED_XZ;
          logic carryin,carryout_fed;
         DSP48E1_Stimulus TEST;
         TEST=new();
          correct count=0; error count=0;
          assert_reset();
          {CEA1, CEA2, CEB1, CEB2, CEC, CED, CEM, CEP}=8'hFF;
          {CEAD, CEALUMODE, CECTRL, CECARRYIN, CEINMODE}=5'b11111;
          repeat(20000) begin
          assert(TEST.randomize());
           A = TEST.A;
           B = TEST.B;
          C = TEST.C;
           D = TEST.D;
           ACIN = TEST.ACIN;
           BCIN = TEST.BCIN;
           PCIN = TEST.PCIN;
           CARRYIN= TEST.CARRYIN;
           OPMODE = TEST.OPMODE;
           ALUMODE= TEST.ALUMODE;
           INMODE = TEST.INMODE;
           CARRYINSEL = TEST.CARRYINSEL;
           MULTISIGNIN = TEST.MULTISIGNIN;
           CARRYCASCIN = TEST.CARRYCASCIN;
           repeat(2) @(negedge CLK);
            P_FED_XZ=P;
           @(negedge CLK);
           P FED CIN=P;
            P FED XZ=P;
            carryout_fed=CARRYCASCOUT; // to prevent feedback proplem
```


```
case (INMODE[3:0])
     0:dual a out=A[24:0];
     1:dual_a_out=A[24:0];
     2:dual_a_out=0;
     3:dual_a_out=0;
     4:dual_a_out=D+A[24:0];
     5:dual_a_out=D+A[24:0];
     6:dual_a_out=D;
    7:dual_a_out=D;
    8:dual_a_out=-A[24:0];
    9:dual_a_out=-A[24:0];
    10:dual_a_out=0;
    11:dual_a_out=0;
    12:dual a out=D-A[24:0];
    13:dual_a_out=D-A[24:0];
    14:dual_a_out=D;
   15:dual_a_out=D;
   endcase
     case(OPMODE[1:0])
    0:X=0;
     1:X=(OPMODE[3:2]==2'b01)?{{5{mult[42]}},mult}:0;
     2:X=P_FED_XZ;
    3:X={A,B};
     case(OPMODE[3:2])
     1:Y=(OPMODE[1:0]==2'b01)?{{5{mult[42]}},mult}:0;
     2:Y={48{1'b1}};
     3:Y=C;
     endcase
     case(OPMODE[6:4])
    0:Z=0;
    1:Z=PCIN;
     2:Z=P_FED_XZ;
     3:Z=C:
    4:Z=(OPMODE[3:0]==8)?P_FED_XZ:0;
     5:Z=PCIN>>>17;
    6:Z=P_FED_XZ>>>17;
     case(CARRYINSEL)
     0:carryin=CARRYIN;
     1:carryin=~PCIN[47];
     2:carryin=CARRYCASCIN;
     3:carryin=PCIN[47];
    4:carryin=carryout_fed;
     5:carryin=~P_FED_CIN[47];
     6:carryin=~(dual_a_out[24]^B[17]);
     7:carryin=P_FED_XZ[47];
     endcase
    check_result(Z,Y,X,carryin);
    assert_reset();
   $display("TIME: %0t::::: ERROR_COUNT = %0d:::::: CORRECT_COUNT = %0d ",$time,error_count,correct_count);
   $stop;
end
endmodule
```


#### Do File


```
■ DSP48E1.do
     vlog ALU.v DSP48E1_tb.sv DSP_PKG.sv Dual A_D_PRE_Adder.v Dual_B_Register.v Mask_Compare.v MUX4_1.v MUX8_1.v Partial_Product.v REG.v DSP48E1.v +cover -covercells
     vsim -voptargs=+acc work.DSP48E1_tb -cover
     add wave *
     coverage save DSP48E1_tb.ucdb -onexit -du work.DSP48E1 -du work.ALU
     coverage exclude -du DSP48E1 -togglenode {CARRYOUT[0]}
     coverage exclude -du DSP48E1 -togglenode {CARRYOUT[1]}
     coverage exclude -du DSP48E1 -togglenode {CARRYOUT[2]}
10 coverage exclude -du DSP48E1 -togglenode {CARRYOUT_IN[0]}
11 coverage exclude -du DSP48E1 -togglenode {CARRYOUT_IN[1]}
12 coverage exclude -du DSP48E1 -togglenode {CARRYOUT_IN[2]}
    coverage exclude -du DSP48E1 -togglenode CEA1
14 coverage exclude -du DSP48E1 -togglenode CEA2
     coverage exclude -du DSP48E1 -togglenode CEAD
     coverage exclude -du DSP48E1 -togglenode CEALUMODE
     coverage exclude -du DSP48E1 -togglenode CEB1
     coverage exclude -du DSP48E1 -togglenode CEB2
     coverage exclude -du DSP48E1 -togglenode CEC
     coverage exclude -du DSP48E1 -togglenode CECARRYIN
     coverage exclude -du DSP48E1 -togglenode CECTRL
     coverage exclude -du DSP48E1 -togglenode CED
     coverage exclude -du DSP48E1 -togglenode CEINMODE
     coverage exclude -du DSP48E1 -togglenode CEM
     coverage exclude -du DSP48E1 -togglenode CEP
     coverage exclude -du DSP48E1 -togglenode Final MASK
     coverage exclude -du DSP48E1 -togglenode FINAL_PATTERN
     coverage exclude -du DSP48E1 -togglenode Final_MASK
     coverage exclude -du DSP48E1 -togglenode raw_mult
     coverage exclude -src MUX8_1.v -line 14 -code s
31 coverage exclude -src MUX8_1.v -line 15 -code s
32 coverage exclude -src MUX8_1.v -line 14 -code b
33 coverage exclude -src MUX8_1.v -line 15 -code b
34 coverage exclude -du MUX4_1 -togglenode in0
35 coverage exclude -du MUX4_1 -togglenode in2
    coverage exclude -du ALU -togglenode CIN1
     coverage exclude -du ALU -togglenode COUT
     coverage exclude -clear -du ALU -togglenode {CIN1[0]}
     coverage exclude -du Mask_Compare -togglenode i
     coverage exclude -du Mask_Compare -togglenode true_bits
     coverage exclude -du Mask_Compare -togglenode true_bits1
     coverage exclude -du Mask_Compare -togglenode valid_bits
     coverage exclude -du Mask_Compare -togglenode valid_bits1
46
     quit -sim
     vcover report DSP48E1_tb.ucdb -details -annotate -all -output DSP48E1_co.txt
```

- I Excluded the Wires that Takes Value from Parameter's to Achieve Toggle Coverage 100%
- Also, I exclude Clock Enables because I forced them to 1


#### **Wave Forms Showing true operations**









#### **RTL** schematic




### **Partial Multiply Module Stages**




### **Masked Compare Stages**



### **Synthesis Schematic**






## **Time Report**

S	etup		Hold		Pulse Width		
	Worst Negative Slack (WNS):	4.973 ns	Worst Hold Slack (WHS):	0.071 ns	Worst Pulse Width Slack (WPWS): 4.65	50 ns	
	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.00	00 ns	
	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: 0		
	Total Number of Endpoints:	173	Total Number of Endpoints:	173	Total Number of Endpoints: 313	3	

All user specified timing constraints are met.

### **Utilization Report**

Resource	Utilization	Available	Utilization %
LUT	1340	712000	0.19
FF	312	1424000	0.02
Ю	368	1100	33.45



#### **Power Report**

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.681 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 25.6°C

Thermal Margin: 59.4°C (67.7 W)


Effective 9JA: 0.8°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



#### **Total Coverage Percentage**

```
4406 Toggle Coverage = 100.00% (410 of 410 bins)
4407
4408
4409 Total Coverage By Instance (filtered view): 96.49%
4410
```

#### **Error Count and True Count**