


# DSP48E1





**Prepared By: Mohamed Shaban Moussa**

 **Email: mohamedmouse066@gmail.com**


 **GitHub Repository: [Press Here](#)**

# Design Construction




10/2/95 v1.1 no 075000

# 25\*18 Patial MULT



U0360\_c1\_15\_051209

# CIN MUX



# X, Y, Z Muxes

Table 2-7: OPMODE Control Bits Select X Multiplexer Outputs

Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	X Multiplexer Output	Notes
xxx	xx	00	0	Default
xxx	01	01	M	Must select with OPMODE[3:2] = 01
xxx	xx	10	P	Must select with PREG = 1
xxx	xx	11	A:B	48 bits wide


Table 2-8: OPMODE Control Bits Select Y Multiplexer Outputs

Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	Y Multiplexer Output	Notes
xxx	00	xx	0	Default
xxx	01	01	M	Must select with OPMODE[1:0] = 01
xxx	10	xx	48 'FFFFFFFFFFFF	Used mainly for logic unit bitwise operations on the X and Z multiplexers
xxx	11	xx	C	

Table 2-9: OPMODE Control Bits Select Z Multiplexer Outputs

Z OPMODE[6:4]	Y OPMODE[3:2]	X OPMODE[1:0]	Z Multiplexer Output	Notes
000	xx	xx	0	Default
001	xx	xx	PCIN	
010	xx	xx	P	Must select with PREG = 1
011	xx	xx	C	
100	10	00	P	Use for MACC extend only. Must select with PREG = 1
101	xx	xx	17-bit Shift (PCIN)	
110	xx	xx	17-bit Shift (P)	Must select with PREG = 1
111	xx	xx	xx	Illegal selection

# ALU With Maximum SIMD



U03369\_c1\_16\_051209

## Arithmetic Part of ALU

DSP Operation	OPMODE[6:0]	ALUMODE[3:0]			
		3	2	1	0
$Z + X + Y + \text{CIN}$	Any legal OPMODE	0	0	0	0
$Z - (X + Y + \text{CIN})$	Any legal OPMODE	0	0	1	1
$-Z + (X + Y + \text{CIN}) - 1 =$ $\text{not}(Z) + X + Y + \text{CIN}$	Any legal OPMODE	0	0	0	1
$\text{not}(Z + X + Y + \text{CIN}) =$ $-Z - X - Y - \text{CIN} - 1$	Any legal OPMODE	0	0	1	0


# Logical Part Of ALU

Logic Unit Mode	OPMODE[3:2]		ALUMODE[3:0]			
	3	2	3	2	1	0
X XOR Z	0	0	0	1	0	0
X XNOR Z	0	0	0	1	0	1
X XNOR Z	0	0	0	1	1	0
X XOR Z	0	0	0	1	1	1
X AND Z	0	0	1	1	0	0
X AND (NOT Z)	0	0	1	1	0	1
X NAND Z	0	0	1	1	1	0
(NOT X) OR Z	0	0	1	1	1	1
X XNOR Z	1	0	0	1	0	0
X XOR Z	1	0	0	1	0	1
X XOR Z	1	0	0	1	1	0
X XNOR Z	1	0	0	1	1	1
X OR Z	1	0	1	1	0	0
X OR (NOT Z)	1	0	1	1	0	1
X NOR Z	1	0	1	1	1	0
(NOT X) AND Z	1	0	1	1	1	1

# Carry out Distribution

SIMD Mode	Adder Bit Width	Corresponding CARRYOUT
FOUR12	P[11:0]	CARRYOUT[0]
	P[23:12]	CARRYOUT[1]
	P[35:24]	CARRYOUT[2]
	P[47:36]	CARRYOUT[3]
TWO24	P[23:0]	CARRYOUT[1]
	P[47:24]	CARRYOUT[3]
ONE48	P[47:0]	CARRYOUT[3]

# Masked Pattern Detection and Overflow



# Design Code with Explaining

## 1- parameters and ports declaration

DSP48E1.v > Verilog, SV and UVM code editor > DSP48E1

```
1  module DSP48E1 (A,B,C,D,OPMODE,ALUMODE,CARRYIN,CARRYINSEL,INMODE,CEA1,CEA2,CEB1,CEB2,CEC,CED,CEM,CEP,CEAD
2  ,CEALUMODE,CECTRL,CECARRYIN,CEINMODE,RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCTRL,RSTALLCARRYIN,RSTALUMODE,RSTINMODE
3  ,CLK,ACIN,BCIN,PCIN,CARRYCASCIN,MULTISIGNIN,ACOUT,BCOUT,PCOUT,P,CARRYOUT,CARRYCASCOUT,MULTISIGNOUT
4  ,PATTERNDETECT,PATTERNBDETECT,OVERFLOW,UNDERFLOW);
5  // ===== Pipeline / Register Control =====
6  parameter ACASCREG      = 1; // (0,1,2) Num of A cascade pipeline regs; must be <= AREG
7  parameter ADREG         = 1; // (0,1) Num of AD pipeline regs
8  parameter ALUMODEREG    = 1; // (0,1) Num of ALUMODE pipeline regs
9  parameter AREG          = 2; // (0,1,2) Num of A input pipeline regs
10 parameter BCASCREG      = 1; // (0,1,2) Num of B cascade pipeline regs; must be <= BREG
11 parameter BREG          = 2; // (0,1,2) Num of B input pipeline regs
12 parameter CARRYINREG    = 1; // (0,1) Num of CARRYIN pipeline regs
13 parameter CARRYINSELREG = 1; // (0,1) Num of CARRYINSEL pipeline regs
14 parameter CREG          = 1; // (0,1) Num of C input pipeline regs
15 parameter DREG          = 1; // (0,1) Num of D input pipeline regs
16 parameter INMODEREG     = 1; // (0,1) Num of INMODE pipeline regs
17 parameter MREG          = 1; // (0,1) Num of multiplier (M) pipeline regs
18 parameter OPMODEREG     = 1; // (0,1) Num of OPMODE pipeline regs
19 parameter PREG          = 1; // (0,1) Num of P output pipeline regs
20 // ===== Input Selection =====
21 parameter A_INPUT       = "DIRECT"; // "DIRECT" or "CASCADE"
22 parameter B_INPUT       = "DIRECT"; // "DIRECT" or "CASCADE"
23 // ===== D-Port / Multiplier / SIMD =====
24 parameter USE_DPORT     = "TRUE"; // "TRUE" or "FALSE" (enable pre-adder D port)
25 parameter USE_MULT      = "MULTIPLY"; // "NONE", "MULTIPLY", "DYNAMIC"
26 parameter USE_SIMD      = "ONE48"; // "ONE48", "TWO24", "FOUR12"
27 // ===== Pattern Detector =====
28 parameter AUTORESET_PATDET = "RESET_MATCH"; // "NO_RESET", "RESET_MATCH", "RESET_NOT_MATCH"
29 parameter [47:0] MASK     = 48'hFFFFFFFF000; // 48-bit mask (1=ignore bit, 0=compare bit)
30 parameter [47:0] PATTERN  = 48'h000000000740; // 48-bit pattern for detect
31 parameter SEL_MASK       = "MASK"; // "MASK", "C", "ROUNDING_MODE1", "ROUNDING_MODE2"
32 parameter SEL_PATTERN    = "PATTERN"; // "PATTERN" or "C"
33 parameter USE_PATTERN_DETECT = "PATDET"; // "NO_PATDET" or "PATDET"
34 input signed [29:0] A; // 30-bit input
35 input signed [17:0] B; // 18-bit input
36 input signed [47:0] C; // 48-bit input
37 input signed [24:0] D; // 25-bit input
38 input [6:0] OPMODE; // 7-bit operation mode
39 input [3:0] ALUMODE; // 4-bit ALU mode
40 input CARRYIN; // 1-bit carry-in
41 input [2:0] CARRYINSEL; // 3-bit carry-in select
42 input [4:0] INMODE; // 5-bit input mode
43 // Clock Enables
44 input CEA1, CEA2, CEB1, CEB2, CEC, CED, CEM, CEP;
45 input CEAD, CEALUMODE, CECTRL, CECARRYIN, CEINMODE;
```



```

46 // Resets
47 input RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
48 input RSTCTRL, RSTALLCARRYIN, RSTALUMODE, RSTINMODE;
49 // Clock
50 input CLK;
51 // Cascade Inputs
52 input signed [29:0] ACIN; // 30-bit A cascade in
53 input signed [17:0] BCIN; // 18-bit B cascade in
54 input signed [47:0] PCIN; // 48-bit P cascade in
55 input CARRYCASCIN; // Carry cascade in
56 input MULTISIGNIN; // Multiplier sign cascade in
57 // ===== Outputs =====
58 output signed [29:0] ACOUT; // 30-bit A cascade out
59 output signed [17:0] BCOUT; // 18-bit B cascade out
60 output signed [47:0] PCOUT; // 48-bit P cascade out
61 output signed [47:0] P; // 48-bit result
62 output [3:0] CARRYOUT; // 4-bit carry-out bus
63 output CARRYCASCOUT; // Carry cascade out
64 output MULTISIGNOUT; // Multiplier sign cascade out
65 // Status Outputs
66 output PATTERNDETECT; // Pattern detect
67 output PATTERNBDETECT; // Pattern bar detect
68 output OVERFLOW; // Overflow detect
69 output UNDERFLOW; // Underflow detect
70 // Internal Wires
71 wire [2:0] CARRYINSEL_R;
72 wire [4:0] INMODE_R; // INMODE OUT OF REG
73 wire [6:0] OPMODE_R; // OPMODE OUT OF REG
74 wire signed [17:0] B_MULT,X_MUX_B; // OUT FROM DUAL B REG BLOCK
75 wire CARRYIN_R,CIN; // CARRYIN OUT OF REG
76 wire signed [47:0] C_R; // C OUT OF REG
77 wire [3:0] ALUMODE_R,CARRYOUT_IN; // ALUMODE OUT OF REG
78 wire signed [24:0] A_MULT; // OUT FROM DUAL A,D,PRE_ADDER MODULE
79 wire signed [29:0] X_MUX_A; // OUT FROM DUAL A,D,PRE_ADDER MODULE
80 wire signed [42:0] MULT_OUT,MULT_OUT_R,raw_mult;
81 wire signed [47:0] X_OUT,Y_OUT,Z_OUT,P_IN;
82 wire AB_ROUND,AB_ROUND_R,MULTISIGNOUT_IN;
83 wire [47:0] Final_MASK;
84 wire signed [47:0] FINAL_PATTERN;
85 wire PD,PBD,PATTERNBDETECTPAST,PATTERNDETECTPAST;
86 reg signed [47:0] P_OUT; // for AUTO RESET LOGIC
87 // connected wires
88 assign AB_ROUND=~(A_MULT[24]^B_MULT[17]);
89 assign PCOUT=P;
90 assign MULTISIGNOUT_IN=MULTISIGNIN; // ignore because we use Only one Slice
91 assign CARRYCASCOUT=CARRYOUT[3];

```

## 2- Optional Pipeline and 2 Duals and Multiplier

```
92 generate
93     /// Optional Pipeline For INMODE BUS
94     if(INMODEREG) D_REG #(.N(5)) INMODE_REG(INMODE,RSTINMODE,CLK,INMODE_R,CEINMODE);
95     else assign INMODE_R=INMODE;
96     /// Optional Pipeline For OPMODE BUS
97     if(OPMODEREG) D_REG #(.N(7)) OPMODE_REG(OPMODE,RSTCTRL,CLK,OPMODE_R,CECTRL);
98     else assign OPMODE_R=OPMODE;
99     /// Optional Pipeline For CARRYIN WIRE
100    if (CARRYINREG) D_REG #(.N(1)) CARRYIN_REG(CARRYIN,RSTALLCARRYIN,CLK,CARRYIN_R,CECARRYIN);
101    else assign CARRYIN_R=CARRYIN;
102    /// Optional Pipeline For C BUS
103    if (CREG) D_REG #(.N(48)) C_REG(C,RSTC,CLK,C_R,CEC);
104    else assign C_R=C;
105    /// Optional Pipeline For ALUMODE BUS
106    if (ALUMODEREG) D_REG #(.N(4)) ALUMODE_REG(ALUMODE,RSTALUMODE,CLK,ALUMODE_R,CEALUMODE);
107    else assign ALUMODE_R=ALUMODE;
108    /// Optional Pipeline For CARRYINSEL BUS
109    if(CARRYINSELREG) D_REG #(.N(3)) CARRYINSEL_REG(CARRYINSEL,RSTCTRL,CLK,CARRYINSEL_R,CECTRL);
110    else assign CARRYINSEL_R=CARRYINSEL;
111    /// optional pipeline for A[24] XOR B[17] WIRE
112    if(MREG) D_REG #(.N(1)) ROUND_REG (~(A_MULT[24]^B_MULT[17]),RSTALLCARRYIN,CLK,AB_ROUND_R,CEM);
113    else assign AB_ROUND_R=AB_ROUND;
114    /// optional pipeline for Multiply Output Bus
115    if(MREG) D_REG #(.N(43)) M_REG (MULT_OUT,RSTM,CLK,MULT_OUT_R,CEM);
116    else assign MULT_OUT_R=MULT_OUT;
117    /// optional pipeline for output P Bus
118    if(PREG) D_REG #(.N(48)) P_REG (P_OUT,RSTP,CLK,P,CEP);
119    else assign P=P_OUT;
120    /// optional pipeline for Carry out Bus
121    if(PREG) D_REG #(.N(4)) COUT_REG (CARRYOUT_IN,RSTP,CLK,CARRYOUT,CEP);
122    else assign CARRYOUT=CARRYOUT_IN;
123    /// optional pipeline for MULTISIGN OUT Wire
124    if(PREG) D_REG #(.N(1)) SIGN_REG (MULTISIGNOUT_IN,RSTP,CLK,MULTISIGNOUT,CEP);
125    else assign MULTISIGNOUT=MULTISIGNOUT_IN;
126 endgenerate
127 Dual_B_Register #(.BREG(BREG),.B_INPUT(B_INPUT),.BCASCREG(BCASCREG))
128 | | | | Dual_B_Module(B,BCIN,INMODE_R[4],BCOUT,B_MULT,X_MUX_B,CLK,CEB1,CEB2,RSTB);
129 Dual_A_D_PRE_Adder #(.AREG(AREG),.ACASCREG(ACASCREG),.DREG(DREG),.ADREG(ADREG),.A_INPUT(A_INPUT),.USE_DPORT(USE_DPORT))
130 | | | | Dual_A_D_PRE_Adder_Module(A,ACIN,D,INMODE[3:0],CEA1,CEA2,RSTA,CED,CEAD,RSTD,A_MULT,ACOUT,X_MUX_A,CLK);
131
132 ////////////////////////////////////////////////// MULT 25*18////////////////////////////////////
133 generate
134 if(USE_MULT=="MULTIPLY") begin
135     Partial_Product #(.A_WIDTH(25),.B_WIDTH(18)) Multiplier_25_18(A_MULT,B_MULT,MULT_OUT);
136 end
137 else if (USE_MULT=="DYNAMIC") begin
138     Partial_Product #(.A_WIDTH(25),.B_WIDTH(18)) Multiplier_25_18(A_MULT,B_MULT,raw_mult);
139     assign MULT_OUT=(OPMODE_R[3:0]==4'b0101)? raw_mult : 0;
140 end
141 else if (USE_MULT=="NONE") begin
142     assign MULT_OUT=0;
143 end
144 endgenerate
```

# 3-Muxes and Pattern Part

```
145 ////////////////////////////////////////////////// X MUX ////////////////////////////////////////////
146 MUX4_1 #(.N(48)) X_MUX({48{1'b0}},(OPMODE_R[3:2]==2'b01)?{5{MULT_OUT_R[42]}},MULT_OUT_R:0,(PREG)?P:0,{X_MUX_A,X_MUX_B},OPMODE_R[1:0],X_OUT);
147 ////////////////////////////////////////////////// Y MUX ////////////////////////////////////////////
148 MUX4_1 #(.N(48)) Y_MUX({48{1'b0}},(OPMODE_R[1:0]==2'b01)?{5{MULT_OUT_R[42]}},MULT_OUT_R:0,{48{1'b1}},C_R,OPMODE_R[3:2],Y_OUT);
149 ////////////////////////////////////////////////// Z MUX ////////////////////////////////////////////
150 MUX8_1 #(.N(48)) Z_MUX({48{1'b0}},PCIN,(PREG)?P:0,C_R,(PREG & OPMODE_R[3:0]==4'b1000)?P:0,(PCIN >>> 17),(P >>> 17),{48{1'b0}},OPMODE_R[6:4],Z_OUT);
151 ////////////////////////////////////////////////// CIN MUX ////////////////////////////////////////////
152 MUX8_1 #(.N(1)) CIN_MUX(CARRYIN_R,~PCIN[47],CARRYCASCIN,PCIN[47],CARRYCASCOUT,~P[47],AB_ROUND_R,P[47],CARRYINSEL_R,CIN);
153 ////////////////////////////////////////////////// ALU ////////////////////////////////////////////
154 generate
155 if(USE_SIMD=="ONE48") begin
156 ALU #(.N(48)) ALU_MODULE(X_OUT,Y_OUT,Z_OUT,CIN,ALUMODE_R,OPMODE_R,P_IN,CARRYOUT_IN[3]);
157 assign CARRYOUT_IN[2:0]=0;
158 end
159 else if (USE_SIMD=="TWO24") begin
160 ALU #(.N(24)) ALU1_MODULE(X_OUT[23:0],Y_OUT[23:0],Z_OUT[23:0],CIN,ALUMODE_R,OPMODE_R,P_IN[23:0],CARRYOUT_IN[1]);
161 ALU #(.N(24)) ALU2_MODULE(X_OUT[47:24],Y_OUT[47:24],Z_OUT[47:24],0,ALUMODE_R,OPMODE_R,P_IN[47:24],CARRYOUT_IN[3]);
162 assign CARRYOUT_IN[0]=0;
163 assign CARRYOUT_IN[2]=0;
164 end
165 else if(USE_SIMD=="FOUR12") begin
166 ALU #(.N(12)) ALU1_MODULE(X_OUT[11:0],Y_OUT[11:0],Z_OUT[11:0],CIN,ALUMODE_R,OPMODE_R,P_IN[11:0],CARRYOUT_IN[0]);
167 ALU #(.N(12)) ALU2_MODULE(X_OUT[23:12],Y_OUT[23:12],Z_OUT[23:12],0,ALUMODE_R,OPMODE_R,P_IN[23:12],CARRYOUT_IN[1]);
168 ALU #(.N(12)) ALU3_MODULE(X_OUT[35:24],Y_OUT[35:24],Z_OUT[35:24],0,ALUMODE_R,OPMODE_R,P_IN[35:24],CARRYOUT_IN[2]);
169 ALU #(.N(12)) ALU4_MODULE(X_OUT[47:36],Y_OUT[47:36],Z_OUT[47:36],0,ALUMODE_R,OPMODE_R,P_IN[47:36],CARRYOUT_IN[3]);
170 end
171 endgenerate
172 ////////////// pattern detection part////////////////////////
173 genvar i;
174 generate
175 if(USE_PATTERN_DETECT=="PATDET")begin
176 assign Final_MASK=(SEL_MASK=="MASK")? MASK
177 | : (SEL_MASK=="C")?C_R
178 | : (SEL_MASK=="ROUNDING_MODE1")?(~C_R)<<1
179 | : (SEL_MASK=="ROUNDING_MODE2")?(~C_R)<<2
180 | :0;
181 assign FINAL_PATTERN=(SEL_PATTERN=="PATTERN")?PATTERN
182 | : (SEL_PATTERN=="C")?C_R:0;
183 ////////////// Mask Comparing Module ///////////////////
184 Mask_Compare COMPARE_MODULE(P,FINAL_PATTERN,Final_MASK,PD,PBD);
185 ////////////// Pipeline to detection flags ///////////////////
186 if(PREG) begin
187 D_REG #(.N(1)) PD_REG(PD,RSTP,CLK,PATTERNDETECT,CEP);
188 D_REG #(.N(1)) PBD_REG(PBD,RSTP,CLK,PATTERNBDETECT,CEP);
189 end
190 else begin
191 assign PATTERNDETECT=PD;
192 assign PATTERNBDETECT=PBD;
193 end
194 /// PAST VERSIONS PIPELINED WITHOUT CONDITIONS
195 D_REG #(.N(1)) PD_PAST_REG(PATTERNDETECT,RSTP,CLK,PATTERNDETECTPAST,CEP);
196 D_REG #(.N(1)) PBD_PAST_REG(PATTERNBDETECT,RSTP,CLK,PATTERNBDETECTPAST,CEP);
197 /// Under Flow and Over Flow Flags
198 assign OVERFLOW=(~PATTERNDETECT)&(~PATTERNBDETECT)&(PATTERNDETECTPAST);
199 assign UNDERFLOW=(~PATTERNDETECT)&(~PATTERNBDETECT)&(PATTERNBDETECTPAST);
200 end
201 endgenerate
```

## 4-Auto Detection Reset Part

```
202 /////////////// AUTO RESET LOGIC ///////////////
203 generate
204 if(USE_PATTERN_DETECT=="PATDET") begin
205     if(AUTORESET_PATDET=="RESET_MATCH") begin
206         always@(*)begin
207             if(PATTERNDETECT) P_OUT=0;
208             else P_OUT=P_IN;
209         end
210     end
211     else if (AUTORESET_PATDET=="RESET_NOT_MATCH")begin
212         always@(*) begin
213             if(PATTERNBDETECT) P_OUT=0;
214             else P_OUT=P_IN;
215         end
216     end
217 else begin
218     always @(*) begin
219         P_OUT=P_IN;
220     end
221 end
222 end
223 endgenerate
224
225 endmodule //DSP48E1
```

## Reg Module

REG.v > Verilog, SV and UVM code editor > D\_REG

```
1  module D_REG(d,rst,clk,q,enable);
2  parameter N=1;
3  input [N-1:0] d;
4  input rst,clk,enable;
5  output reg [N-1:0] q;
6  always @(posedge clk) begin
7      if(rst) q<=0;
8      else if(enable) q<= d;
9  end
10 endmodule
```

# Dual A D and pre-Adder Module

```
Dual_A_D_PRE_Adder.v > Verilog, SV and UVM code editor > Dual_A_D_PRE_Adder
1  module Dual_A_D_PRE_Adder (A,ACIN,D,INMODE_0TO3,CEA1,CEA2,RSTA,CED,CEAD,RSTD,A_MULT,ACOUT,X_MUX_A,CLK);
2  parameter A_INPUT    = "DIRECT"; // "DIRECT" or "CASCADE"
3  parameter AREG       = 2; // (0,1,2) Num of A input pipeline regs
4  parameter ACASCREG   = 1; // (0,1,2) Num of A cascade pipeline regs; must be <= AREG
5  parameter ADREG      = 1; // (0,1) Num of AD pipeline regs
6  parameter DREG       = 1; // (0,1) Num of D input pipeline regs
7  parameter USE_DPORT  = "TRUE"; // "TRUE" or "FALSE" (enable pre-adder D port)
8  input signed [29:0] A,ACIN ;
9  input signed [24:0] D;
10 input [3:0] INMODE_0TO3;
11 input CEA1,CEA2,RSTA,CED,CEAD,RSTD,CLK;
12 output signed [29:0] ACOUT,X_MUX_A;
13 output signed [24:0] A_MULT;
14 wire signed [29:0] A1_IN ;
15 wire signed [29:0] A1_R,A2_R;
16 wire signed [24:0] A_MUX_OUT1,A_MUX_OUT2,D_R,PRE_Adder_OUT,AD_R,D_OUT;
17
18 ////////////////////////////////////////////////// Fixed Part ////////////////////////////////////////////
19 assign A1_IN  = (A_INPUT=="DIRECT")?A:ACIN;
20 assign X_MUX_A = A2_R;
21 assign ACOUT  = (ACASCREG==2)?A2_R:(ACASCREG==1)?A1_R:A1_IN;
22 assign A_MUX_OUT1 = (INMODE_0TO3[0])? A1_R[24:0] : X_MUX_A[24:0];
23 assign A_MUX_OUT2 = A_MUX_OUT1 & {25{~INMODE_0TO3[1]}};
24 assign A_MULT = (USE_DPORT=="FALSE")? A_MUX_OUT2 : AD_R;
25 //////////////////////////////////////////////////
26 generate
27 if(AREG==2) begin
28 D_REG #(N(30)) A1(A1_IN,RSTA,CLK,A1_R,CEA1);
29 D_REG #(N(30)) A2(A1_R,RSTA,CLK,A2_R,CEA2);
30 end
31 else if (AREG==1) begin
32 D_REG #(N(30)) A1(A1_IN,RSTA,CLK,A1_R,CEA1);
33 assign A2_R=A1_R;
34 end
35 else begin
36 assign A1_R=A1_IN;
37 assign A2_R=A1_R;
38 end
39 endgenerate
40 generate
41 if(USE_DPORT=="TRUE") begin
42 //////////////////////////////////////////////////
43 if(DREG) D_REG #(N(25)) D1(D,RSTD,CLK,D_R,CED);
44 else assign D_R=D;
45 //////////////////////////////////////////////////
46 if (ADREG) D_REG #(N(25)) AD(PRE_Adder_OUT,RSTD,CLK,AD_R,CEAD);
47 else assign AD_R=PRE_Adder_OUT;
48 //////////////////////////////////////////////////
49 assign D_OUT = D_R & {25{INMODE_0TO3[2]}};
50 assign PRE_Adder_OUT = (INMODE_0TO3[3])? D_OUT-A_MUX_OUT2 : D_OUT+A_MUX_OUT2;
51 end
52 endgenerate
53 endmodule //Dual_A&D&PRE_Adder
```



# Dual B Module

```
Dual_B_Register.v > Verilog, SV and UVM code editor > Dual_B_Register
1  module Dual_B_Register (B,BCIN,INMODE_4,BCOUT,B_MULT,X_MUX_B,CLK,CEB1,CEB2,RSTB);
2  parameter BREG      = 2; // (0,1,2) Num of B input pipeline regs
3  parameter B_INPUT    = "DIRECT"; // "DIRECT" or "CASCADE"
4  parameter BCASCREG   = 2; // (0,1,2) Num of B cascade pipeline regs; must be <= BREG
5  input  signed[17:0] B,BCIN;
6  input  INMODE_4,CLK,CEB1,CEB2,RSTB;
7  output signed [17:0] BCOUT,B_MULT,X_MUX_B;
8  wire  signed [17:0] B1_IN ;
9  wire  signed [17:0] B1_R,B2_R;
10 assign B1_IN  = (B_INPUT=="DIRECT")?B:BCIN;
11 assign X_MUX_B = B2_R;
12 assign B_MULT  = (INMODE_4)? B1_R : X_MUX_B;
13 assign BCOUT   = (BCASCREG==2)?B2_R:(BCASCREG==1)?B1_R:B1_IN;
14 generate
15 if(BREG==2) begin
16 D_REG #(N(18)) B1(B1_IN,RSTB,CLK,B1_R,CEB1);
17 D_REG #(N(18)) B2(B1_R,RSTB,CLK,B2_R,CEB2);
18 end
19 else if (BREG==1) begin
20 D_REG #(N(18)) B1(B1_IN,RSTB,CLK,B1_R,CEB1);
21 assign B2_R=B1_R ;
22 end
23 else begin
24 assign B1_R=B1_IN;
25 assign B2_R=B1_R;
26 end
27 endgenerate
28 endmodule //Dual_B_Register
```

# Partial Product Module

```
Partial_Product.v > Verilog, SV and UVM code editor > Partial_Product
1  module Partial_Product #(
2  |   parameter A_WIDTH = 8,
3  |   parameter B_WIDTH = 8
4  )(
5  |   input  [A_WIDTH-1:0] A,
6  |   input  [B_WIDTH-1:0] B,
7  |   output [A_WIDTH+B_WIDTH-1:0] P
8  );
9  reg [A_WIDTH+B_WIDTH-1:0] P_ARR;
10 integer i;
11 always @(*) begin
12     P_ARR = 0;
13     for (i = 0; i < B_WIDTH; i = i+1) begin
14         P_ARR = P_ARR + ( (A & {A_WIDTH{B[i]}}) << i );
15     end
16 end
17 assign P = P_ARR;
18 endmodule
```

## Mux4\_1 Module

```
MUX4_1.v > Verilog, SV and UVM code editor > MUX4_1
1  module MUX4_1 (in0,in1,in2,in3,sel,out);
2      parameter N=48;
3      input [N-1:0] in0,in1,in2,in3 ;
4      input [1:0]sel;
5      output reg [N-1:0] out ;
6      always @(*) begin
7          case (sel)
8              2'b00:out=in0;
9              2'b01:out=in1;
10             2'b10:out=in2;
11             2'b11:out=in3;
12         endcase
13     end
14 endmodule //MUX4_1
```

## Mux8\_1 Module

```
MUX8_1.v > Verilog, SV and UVM code editor > MUX8_1
1  module MUX8_1 (in0,in1,in2,in3,in4,in5,in6,in7,sel,out);
2      parameter N=1;
3      input [N-1:0] in0,in1,in2,in3,in4,in5,in6,in7;
4      input [2:0] sel;
5      output reg [N-1:0] out;
6      always @(*) begin
7          case (sel)
8              0:out=in0;
9              1:out=in1;
10             2:out=in2;
11             3:out=in3;
12             4:out=in4;
13             5:out=in5;
14             6:out=in6;
15             7:out=in7;
16         endcase
17     end
18 endmodule //MUX8_1
19
```

# ALU Module

ALU.v > Verilog, SV and UVM code editor > ALU

```
1  module ALU (X_OUT,Y_OUT,Z_OUT,CIN,ALUMODE_R,OPMODE_R,P_IN,COUT);
2      parameter N=48;
3      input signed [N-1:0] X_OUT,Y_OUT,Z_OUT;
4      input CIN;
5      input [3:0]ALUMODE_R;
6      input [6:0]OPMODE_R;
7      output reg signed [N-1:0] P_IN;
8      output reg COUT;
9      wire signed [N-1:0] CIN1;
10     assign CIN1=CIN;
11     always @(*) begin
12         case(ALUMODE_R)
13             4'b0000: {COUT,P_IN}=Z_OUT+X_OUT+Y_OUT+CIN1;
14             4'b0001: {COUT,P_IN}=~Z_OUT+X_OUT+Y_OUT+CIN1;
15             4'b0010: {COUT,P_IN}=~(Z_OUT+X_OUT+Y_OUT+CIN1);
16             4'b0011: {COUT,P_IN}=Z_OUT-(X_OUT+Y_OUT+CIN1);
17         4'b0100: begin
18             if(OPMODE_R[3:2]==2'b00)begin
19                 {COUT,P_IN}=X_OUT^Z_OUT;
20             end
21             else if (OPMODE_R[3:2]==2'b10) begin
22                 {COUT,P_IN}=~(X_OUT^Z_OUT);
23             end
24             else begin
25                 {COUT,P_IN}=0;
26             end
27         end
28     4'b0101:begin
29         if(OPMODE_R[3:2]==2'b00)begin
30             {COUT,P_IN}=~(X_OUT^Z_OUT);
31         end
32         else if (OPMODE_R[3:2]==2'b10) begin
33             {COUT,P_IN}=X_OUT^Z_OUT;
34         end
35         else begin
36             {COUT,P_IN}=0;
37         end
38     4'b0110:begin
39         if(OPMODE_R[3:2]==2'b00)begin
40             {COUT,P_IN}=~(X_OUT^Z_OUT);
41         end
42         else if (OPMODE_R[3:2]==2'b10) begin
43             {COUT,P_IN}=X_OUT^Z_OUT;
44         end
45         else begin
46             {COUT,P_IN}=0;
47         end
48     end
49 end
```



```

51 4'b0111:begin
52     if(OPMODE_R[3:2]==2'b00)begin
53         {COUT,P_IN}=X_OUT^Z_OUT;
54     end
55     else if (OPMODE_R[3:2]==2'b10) begin
56         {COUT,P_IN}=~(X_OUT^Z_OUT);
57     end
58     else begin
59         {COUT,P_IN}=0;
60     end
61 end
62 4'b1100:begin
63     if(OPMODE_R[3:2]==2'b00)begin
64         {COUT,P_IN}=X_OUT & Z_OUT;
65     end
66     else if (OPMODE_R[3:2]==2'b10) begin
67         {COUT,P_IN}=X_OUT|Z_OUT;
68     end
69     else begin
70         {COUT,P_IN}=0;
71     end
72 end
73 4'b1101:begin
74     if(OPMODE_R[3:2]==2'b00)begin
75         {COUT,P_IN}=X_OUT&(~Z_OUT);
76     end
77     else if (OPMODE_R[3:2]==2'b10) begin
78         {COUT,P_IN}=X_OUT|(~Z_OUT);
79     end
80     else begin
81         {COUT,P_IN}=0;
82     end
83 end
84 4'b1110:begin
85     if(OPMODE_R[3:2]==2'b00)begin
86         {COUT,P_IN}=~(X_OUT&Z_OUT);
87     end
88     else if (OPMODE_R[3:2]==2'b10) begin
89         {COUT,P_IN}=~(X_OUT|Z_OUT);
90     end
91     else begin
92         {COUT,P_IN}=0;
93     end
94 end
95 4'b1111:begin
96     if(OPMODE_R[3:2]==2'b00)begin
97         {COUT,P_IN}=(~X_OUT)|Z_OUT;
98     end
99     else if (OPMODE_R[3:2]==2'b10) begin
100        {COUT,P_IN}=(~X_OUT)&Z_OUT;
101    end
102    else begin
103        {COUT,P_IN}=0;
104    end
105    end
106    default : {COUT,P_IN}=0;
107 endcase
108 end
109 endmodule //ALU

```

# Mask Comparing Module

```
Mask_Compare.v > Verilog, SV and UVM code editor > Mask_Compare
1 module Mask_Compare (P,FINAL_PATTERN,Final_MASK,PD,PBD);
2 input signed [47:0]P,FINAL_PATTERN;
3 input [47:0]Final_MASK;
4 output reg PD,PBD;
5 reg [5:0] valid_bits,true_bits,valid_bits1,true_bits1; //// the maximum count for both 48 so minimum is 6 bits 2^6=64
6 integer i;
7 always @(*) begin
8     valid_bits = 0;
9     true_bits = 0;
10    valid_bits1 = 0;
11    true_bits1 = 0;
12    for (i=0; i<48; i=i+1) begin
13        if(Final_MASK[i]==0) begin
14            valid_bits = valid_bits + 1;
15            if(P[i] == FINAL_PATTERN[i])
16                true_bits = true_bits + 1;
17
18            valid_bits1 = valid_bits1 + 1;
19            if(P[i] == ~FINAL_PATTERN[i])
20                true_bits1 = true_bits1 + 1;
21        end
22    end
23
24    PD = (true_bits == valid_bits) ? 1'b1 : 1'b0;
25    PBD = (true_bits1 == valid_bits1) ? 1'b1 : 1'b0;
26 end
27 endmodule //Mask_Compare
```

# Package For Testbench

```
DSP_PKG.sv > Verilog, SV and UVM code editor > {} DSP48E1_P > DSP48E1_Stimulus > new
1 package DSP48E1_P;
2 class DSP48E1_Stimulus;
3     // Inputs
4     rand logic signed [29:0] A, ACIN;
5     rand logic signed [17:0] B, BCIN;
6     rand logic signed [47:0] C, PCIN;
7     rand logic signed [24:0] D;
8     rand logic [6:0] OPMODE;
9     rand logic [3:0] ALUMODE;
10    rand logic CARRYIN;
11    rand logic [2:0] CARRYINSEL;
12    rand logic [4:0] INMODE;
13    rand logic CARRYCASCIN;
14    rand logic MULTISIGNIN;
15    constraint OP{
16        OPMODE[6:4] inside {[0:6]};
17        CARRYINSEL inside {[0:5],7};
18    }
19    function new();
20        A = '0; B = '0;
21        C = '0; D = '0;
22        ACIN = '0; BCIN = '0; PCIN = '0; OPMODE = 7'd0;
23        ALUMODE = 4'd0; CARRYIN = 1'b0; CARRYINSEL = 3'd0; INMODE = 5'd0;
24        CARRYCASCIN = 1'b0; MULTISIGNIN = 1'b0;
25    endfunction
26 endclass
27 endpackage
```

# Testbench (Fully Verified)

DSP48E1\_tb.sv > Verilog, SV and UVM code editor > DSP48E1\_tb

```
1  module DSP48E1_tb();
2  import DSP48E1_P::*;
3  parameter ACASCREG      = 1; // (0,1,2) Num of A cascade pipeline regs; must be <= AREG
4  parameter ADREG         = 1; // (0,1) Num of AD pipeline regs
5  parameter ALUMODEREG    = 1; // (0,1) Num of ALUMODE pipeline regs
6  parameter AREG          = 2; // (0,1,2) Num of A input pipeline regs
7  parameter BCASCREG      = 1; // (0,1,2) Num of B cascade pipeline regs; must be <= BREG
8  parameter BREG          = 2; // (0,1,2) Num of B input pipeline regs
9  parameter CARRYINREG    = 1; // (0,1) Num of CARRYIN pipeline regs
10 parameter CARRYINSELREG = 1; // (0,1) Num of CARRYINSEL pipeline regs
11 parameter CREG          = 1; // (0,1) Num of C input pipeline regs
12 parameter DREG          = 1; // (0,1) Num of D input pipeline regs
13 parameter INMODEREG     = 1; // (0,1) Num of INMODE pipeline regs
14 parameter MREG          = 1; // (0,1) Num of multiplier (M) pipeline regs
15 parameter OPMODEREG     = 1; // (0,1) Num of OPMODE pipeline regs
16 parameter PREG          = 1; // (0,1) Num of P output pipeline regs
17 // ===== Input Selection =====
18 parameter A_INPUT       = "DIRECT"; // "DIRECT" or "CASCADE"
19 parameter B_INPUT       = "DIRECT"; // "DIRECT" or "CASCADE"
20 // ===== D-Port / Multiplier / SIMD =====
21 parameter USE_DPORT     = "TRUE"; // "TRUE" or "FALSE" (enable pre-adder D port)
22 parameter USE_MULT      = "MULTIPLY"; // "NONE", "MULTIPLY", "DYNAMIC"
23 parameter USE_SIMD      = "ONE48"; // "ONE48", "TWO24", "FOUR12"
24 // ===== Pattern Detector =====
25 parameter AUTORESET_PATDET = "RESET_MATCH"; // "NO_RESET", "RESET_MATCH", "RESET_NOT_MATCH"
26 parameter [47:0] MASK     = 48'hFFFFFF00FFFFFF; // 48-bit mask (1=ignore bit, 0=compare bit)
27 parameter [47:0] PATTERN  = 48'h000054000000; // 48-bit pattern for detect
28 parameter SEL_MASK       = "MASK"; // "MASK", "C", "ROUNDING_MODE1", "ROUNDING_MODE2"
29 parameter SEL_PATTERN    = "PATTERN"; // "PATTERN" or "C"
30 parameter USE_PATTERN_DETECT = "PATDET"; // "NO_PATDET" or "PATDET"
31 // Testbench signals
32 logic signed [29:0] A, ACIN; // Inputs
33 logic signed [17:0] B, BCIN;
34 logic signed [47:0] C, PCIN;
35 logic signed [24:0] D;
36 logic [6:0] OPMODE;
37 logic [3:0] ALUMODE;
38 logic CARRYIN;
39 logic [2:0] CARRYINSEL;
40 logic [4:0] INMODE;
41 // Clock enables
42 logic CEA1, CEA2, CEB1, CEB2, CEC, CED, CEM, CEP;
43 logic CEAD, CEALUMODE, CECTRL, CECARRYIN, CEINMODE;
44 // Resets
45 logic RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
46 logic RSTCTRL, RSTALLCARRYIN, RSTALUMODE, RSTINMODE;
```

```

48 logic CLK;
49 // Cascade inputs
50 logic CARRYCASCIN;
51 logic MULTISIGNIN;
52 // DUT outputs
53 logic signed [29:0] ACOUT,ACOUT_EXP;
54 logic signed [17:0] BCOUT,BCOUT_EXP;
55 logic signed [47:0] PCOUT,PCOUT_EXP;
56 logic signed [47:0] P,P_EXP;
57 logic [3:0] CARRYOUT,CARRYOUT_EXP;
58 logic CARRYCASCOUT,CARRYCASCOUT_EXP;
59 logic MULTISIGNOUT,MULTISIGNOUT_EXP;
60 // Status outputs
61 logic PATTERNDETECT;
62 logic PATTERNBDETECT;
63 logic OVERFLOW;
64 logic UNDERFLOW;
65 logic rst_flag;
66 integer correct_count,error_count;
67 assign CARRYOUT_EXP[2:0]=0;
68 assign CARRYCASCOUT_EXP=CARRYOUT_EXP[3];
69 assign MULTISIGNOUT_EXP=MULTISIGNIN;
70 assign ACOUT_EXP=A;
71 assign BCOUT_EXP=B;
72 assign PCOUT_EXP=P_EXP;
73 ~ DSP48E1 #(.AREG(AREG),.BREG(BREG),.USE_MULT(USE_MULT),.PREG(PREG),
74 .DREG(DREG),.CARRYINREG(CARRYINREG),.CARRYINSELREG(CARRYINSELREG),
75 .ADREG(ADREG),.INMODEREG(INMODEREG),.MREG(MREG),.OPMODEREG(OPMODEREG),
76 .ACASCREG(ACASCREG),.BCASCREG(BCASCREG),.A_INPUT(A_INPUT),.B_INPUT(B_INPUT),
77 .USE_DPORT(USE_DPORT),.USE_SIMD(USE_SIMD),.AUTORESET_PATDET(AUTORESET_PATDET),
78 .MASK(MASK),.PATTERN(PATTERN),.SEL_MASK(SEL_MASK),.SEL_PATTERN(SEL_PATTERN),
79 .USE_PATTERN_DETECT(USE_PATTERN_DETECT)) DUT(.*));
80 ~ initial begin
81     CLK=0;
82     ~ forever begin
83         #1 CLK=~CLK;
84     end
85 end
86 task Golden_Model(input logic signed [47:0]Z_OUT,Y_OUT,X_OUT , input logic cin);
87 if(rst_flag) {CARRYOUT_EXP[3],P_EXP}=0;
88 else begin
89     ~ case (ALUMODE)
90         4'b0000: {CARRYOUT_EXP[3],P_EXP} = Z_OUT + X_OUT + Y_OUT +$signed({47'd0,cin}) ;
91         4'b0001: {CARRYOUT_EXP[3],P_EXP} = ~Z_OUT + X_OUT + Y_OUT +$signed({47'd0,cin}) ;
92         4'b0010: {CARRYOUT_EXP[3],P_EXP} = ~(Z_OUT + X_OUT + Y_OUT +$signed({47'd0,cin}));
93         4'b0011: {CARRYOUT_EXP[3],P_EXP} = Z_OUT - (X_OUT + Y_OUT +$signed({47'd0,cin}));
94     ~ 4'b0100: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? (X_OUT ^ Z_OUT) :
95         (OPMODE[3:2]==2'b10) ? ~(X_OUT ^ Z_OUT) : 0;
96     ~ 4'b0101: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? ~(X_OUT ^ Z_OUT) :
97         (OPMODE[3:2]==2'b10) ? (X_OUT ^ Z_OUT) : 0;
98     ~ 4'b0110: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? ~(X_OUT ^ Z_OUT) :
99         (OPMODE[3:2]==2'b10) ? (X_OUT ^ Z_OUT) : 0;
100    ~ 4'b0111: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? (X_OUT ^ Z_OUT) :
101        (OPMODE[3:2]==2'b10) ? ~(X_OUT ^ Z_OUT) : 0;
102    ~ 4'b1100: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? (X_OUT & Z_OUT) :
103        (OPMODE[3:2]==2'b10) ? (X_OUT | Z_OUT) : 0;
104    ~ 4'b1101: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? (X_OUT & ~Z_OUT) :
105        (OPMODE[3:2]==2'b10) ? (X_OUT | ~Z_OUT) : 0;
106    ~ 4'b1110: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? ~(X_OUT & Z_OUT) :
107        (OPMODE[3:2]==2'b10) ? ~(X_OUT | Z_OUT) : 0;
108    ~ 4'b1111: {CARRYOUT_EXP[3],P_EXP} =(OPMODE[3:2]==2'b00) ? ((~X_OUT) | Z_OUT) :
109        (OPMODE[3:2]==2'b10) ? ((~X_OUT) & Z_OUT) : 0;
110        default: {CARRYOUT_EXP[3],P_EXP} =0;
111    endcase
112 end
113 endtask

```

```

114 task assert_reset();
115 RSTA=1;RSTB=1;RSTC=1;RSTD=1;RSTM=1;RSTP=1;RSTCTRL=1;
116 RSTALLCARRYIN=1;RSTALUMODE=1;RSTINMODE=1;
117 rst_flag=1;
118 check_result(0,0,0,0);
119 RSTA=0;RSTB=0;RSTC=0;RSTD=0;RSTM=0;RSTP=0;RSTCTRL=0;
120 RSTALLCARRYIN=0;RSTALUMODE=0;RSTINMODE=0;
121 rst_flag=0;
122 endtask
123 task check_result(input logic signed [47:0]Z_OUT,Y_OUT,X_OUT , input logic cin);
124 Golden_Model(Z_OUT,Y_OUT,X_OUT,cin);
125 if(ACOUT_EXP!=ACOUT || BCOUT_EXP!=BCOUT || MULTISIGNOUT_EXP!=MULTISIGNOUT) begin
126     $display("ERROR IN DUALS CASC OUT A AND B");
127     error_count=error_count+1;
128 end
129 else correct_count=correct_count+1;
130 if (PATTERNDETECT==1) begin
131     P_EXP=0;
132 end
133 @(negedge CLK); /// to cover Pattern cases
134 if(P_EXP!=P || PCOUT_EXP!=PCOUT || CARRYOUT_EXP!=CARRYOUT || CARRYCASCOUT_EXP!= CARRYCASCOUT) begin
135     $display("ERROR IN DSP48E1 FUNCTION ");
136     error_count=error_count+1;
137 end
138 else correct_count=correct_count+1;
139 endtask
140 initial begin
141     logic signed [24:0] dual_a_out;
142     logic signed [42:0] mult;
143     logic signed [47:0] X,Y,Z,P_FED_CIN,P_FED_XZ;
144     logic carryin,carryout_fed;
145     DSP48E1_Stimulus TEST;
146     TEST=new();
147     correct_count=0; error_count=0;
148     assert_reset();
149     {CEA1, CEA2, CEB1, CEB2, CEC, CED, CEM, CEP}=8'hFF;
150     {CEAD, CEALUMODE, CECTRL, CECARRYIN, CEINMODE}=5'b11111;
151     repeat(20000) begin
152         assert(TEST.randomize());
153         A = TEST.A;
154         B = TEST.B;
155         C = TEST.C;
156         D = TEST.D;
157         ACIN = TEST.ACIN;
158         BCIN = TEST.BCIN;
159         PCIN = TEST.PCIN;
160         CARRYIN= TEST.CARRYIN;
161         OPMODE = TEST.OPMODE;
162         ALUMODE= TEST.ALUMODE;
163         INMODE = TEST.INMODE;
164         CARRYINSEL = TEST.CARRYINSEL;
165         MULTISIGNIN = TEST.MULTISIGNIN;
166         CARRYCASCIN = TEST.CARRYCASCIN;
167         repeat(2) @(negedge CLK);
168         P_FED_XZ=P;
169         @(negedge CLK);
170         P_FED_CIN=P;
171         P_FED_XZ=P;
172         carryout_fed=CARRYCASCOUT; // to prevent feedback proplem

```

```

173     case (INMODE[3:0])
174         0:dual_a_out=A[24:0];
175         1:dual_a_out=A[24:0];
176         2:dual_a_out=0;
177         3:dual_a_out=0;
178         4:dual_a_out=D+A[24:0];
179         5:dual_a_out=D+A[24:0];
180         6:dual_a_out=D;
181         7:dual_a_out=D;
182         8:dual_a_out=-A[24:0];
183         9:dual_a_out=-A[24:0];
184         10:dual_a_out=0;
185         11:dual_a_out=0;
186         12:dual_a_out=D-A[24:0];
187         13:dual_a_out=D-A[24:0];
188         14:dual_a_out=D;
189         15:dual_a_out=D;
190     endcase
191     case(OPMODE[1:0])
192         0:X=0;
193         1:X=(OPMODE[3:2]==2'b01)?{5{mult[42]}},mult:0;
194         2:X=P_FED_XZ;
195         3:X={A,B};
196     endcase
197     case(OPMODE[3:2])
198         0:Y=0;
199         1:Y=(OPMODE[1:0]==2'b01)?{5{mult[42]}},mult:0;
200         2:Y={48{1'b1}};
201         3:Y=C;
202     endcase
203     case(OPMODE[6:4])
204         0:Z=0;
205         1:Z=PCIN;
206         2:Z=P_FED_XZ;
207         3:Z=C;
208         4:Z=(OPMODE[3:0]==8)?P_FED_XZ:0;
209         5:Z=PCIN>>>17;
210         6:Z=P_FED_XZ>>>17;
211     endcase
212     case(CARRYINSEL)
213         0:carryin=CARRYIN;
214         1:carryin=~PCIN[47];
215         2:carryin=CARRYCASCIN;
216         3:carryin=PCIN[47];
217         4:carryin=carryout_fed;
218         5:carryin=~P_FED_CIN[47];
219         6:carryin=~(dual_a_out[24]^B[17]);
220         7:carryin=P_FED_XZ[47];
221     endcase
222     check_result(Z,Y,X,carryin);
223 end
224 assert_reset();
225 $display("TIME : %0t ::::: ERROR_COUNT = %0d ::::: CORRECT_COUNT = %0d ",$time,error_count,correct_count);
226 $stop;
227 end
228 endmodule

```





# Do File



```
 DSP48E1.do
1  vlib work
2  vlog ALU.v DSP48E1_tb.sv DSP_PKG.sv Dual_A_D_PRE_Adder.v Dual_B_Register.v Mask_Compare.v MUX4_1.v MUX8_1.v Partial_Product.v REG.v DSP48E1.v +cover -covercells
3  vsim -voptargs=+acc work.DSP48E1_tb -cover
4  add wave *
5  coverage save DSP48E1_tb.ucdb -onexit -du work.DSP48E1 -du work.ALU
6  run -all
7  coverage exclude -du DSP48E1 -togglenode {CARRYOUT[0]}
8  coverage exclude -du DSP48E1 -togglenode {CARRYOUT[1]}
9  coverage exclude -du DSP48E1 -togglenode {CARRYOUT[2]}
10 coverage exclude -du DSP48E1 -togglenode {CARRYOUT_IN[0]}
11 coverage exclude -du DSP48E1 -togglenode {CARRYOUT_IN[1]}
12 coverage exclude -du DSP48E1 -togglenode {CARRYOUT_IN[2]}
13 coverage exclude -du DSP48E1 -togglenode CEA1
14 coverage exclude -du DSP48E1 -togglenode CEA2
15 coverage exclude -du DSP48E1 -togglenode CEAD
16 coverage exclude -du DSP48E1 -togglenode CEALUMODE
17 coverage exclude -du DSP48E1 -togglenode CEB1
18 coverage exclude -du DSP48E1 -togglenode CEB2
19 coverage exclude -du DSP48E1 -togglenode CEC
20 coverage exclude -du DSP48E1 -togglenode CECARRYIN
21 coverage exclude -du DSP48E1 -togglenode CECTRL
22 coverage exclude -du DSP48E1 -togglenode CED
23 coverage exclude -du DSP48E1 -togglenode CEINMODE
24 coverage exclude -du DSP48E1 -togglenode CEM
25 coverage exclude -du DSP48E1 -togglenode CEP
26 coverage exclude -du DSP48E1 -togglenode Final_MASK
27 coverage exclude -du DSP48E1 -togglenode FINAL_PATTERN
28 coverage exclude -du DSP48E1 -togglenode Final_MASK
29 coverage exclude -du DSP48E1 -togglenode raw_mult
30 coverage exclude -src MUX8_1.v -line 14 -code s
31 coverage exclude -src MUX8_1.v -line 15 -code s
32 coverage exclude -src MUX8_1.v -line 14 -code b
33 coverage exclude -src MUX8_1.v -line 15 -code b
34 coverage exclude -du MUX4_1 -togglenode in0
35 coverage exclude -du MUX4_1 -togglenode in2
36 coverage exclude -du ALU -togglenode CIN1
37 coverage exclude -du ALU -togglenode COUT
38 coverage exclude -clear -du ALU -togglenode {CIN1[0]}
39 coverage exclude -du Mask_Compare -togglenode i
40 coverage exclude -du Mask_Compare -togglenode true_bits
41 coverage exclude -du Mask_Compare -togglenode true_bits1
42 coverage exclude -du Mask_Compare -togglenode valid_bits
43 coverage exclude -du Mask_Compare -togglenode valid_bits1
44
45
46 quit -sim
47 vcover report DSP48E1_tb.ucdb -details -annotate -all -output DSP48E1_co.txt
```

- I Excluded the Wires that Takes Value from Parameter's to Achieve Toggle Coverage 100%
- Also, I exclude Clock Enables because I forced them to 1


# Wave Forms Showing true operations









# RTL schematic




## Partial Multiply Module Stages





# Masked Compare Stages



## Synthesis Schematic






# Time Report

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 4.973 ns	Worst Hold Slack (WHS): 0.071 ns	Worst Pulse Width Slack (WPWS): 4.650 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 173	Total Number of Endpoints: 173	Total Number of Endpoints: 313

All user specified timing constraints are met.

# Utilization Report

Resource	Utilization	Available	Utilization %
LUT	1340	712000	0.19
FF	312	1424000	0.02
IO	368	1100	33.45




# Power Report

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:	0.681 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	25.6°C
Thermal Margin:	59.4°C (67.7 W)
Effective $\theta_{JA}$ :	0.8°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity



## Total Coverage Percentage

```
4406 Toggle Coverage = 100.00% (410 of 410 bins)
4407
4408
4409 Total Coverage By Instance (filtered view): 96.49%
4410
```

## Error Count and True Count

```
# TIME : 160004 ::::: ERROR_COUNT = 0 ::::: CORRECT_COUNT = 40004
# ** Note: $stop : DSP48E1_tb.sv(226)
# Time: 160004 ns Iteration: 1 Instance: /DSP48E1_tb
# Break in Module DSP48E1_tb at DSP48E1_tb.sv line 226
```