
# **NxN Systolic Array**

Prepared by: Mohamed Shaban Moussa

Email: mohamedmouse066@gmail.com


**GitHub Repository:** Press here


#### Architecture




- Report Flow
- Detailed Architecture
- Architecture Overview & Module Responsibilities
- Challenges Faced During Implementation
- Schematic Snapshots
- Simulation Results & Test Examples

## • Detailed Architecture







## 1. Architecture Overview & Module Responsibilities

- 1. The implemented design is primarily based on **structural modeling**. The entire system is constructed through the hierarchical instantiation of modules, including registers, processing elements (PEs), and control logic.
- 2. The design features **one counter**: for validating the output.
- 3. Additionally, the number of **registers** and **PEs** (**Processing Elements**) is parameterized and depends directly on the selected **matrix size** (**N SIZE**).
- 4. Each PE operates synchronously, receiving delayed inputs from the left and top, performing multiply-and-accumulate (MAC) operations, and forwarding results to the right and down, forming a systolic computation grid.

Firstly I have 3 modules In Design

Top Layer Module is <a href="mailto:systolic\_array">systolic\_array</a>

This module takes inputs from the user and sends them to the pipelining stage, with a variable number of stages. If Valid-In High

Therefore, it is not suitable to implement a fixed number of registers in the REG module to delay inputs based on the required clock cycles needed for systolic array operation.

**Note:** In the generate loop used to instantiate the REG module, we start from index 1 because the **first element is passed directly to the PE**.

The loop ends when we reach the full size of matrix a in and matrix b in.

I access the first elements of matrix\_a\_in and matrix\_b\_in using a simple method because they **do not enter the pipeline** (don't depend on clk)

```
assign a_delayed[0]= (valid_in) ? matrix_a_in[DATAWIDTH-1 : 0] : {0};
assign b_delayed[0]= (valid_in) ? matrix_b_in[DATAWIDTH-1 : 0] : {0};
```

While designing the pipelining part, I realized that I need a 2D array of registers to implement flexible delay stages for any matrix size.

This allows me to support parameterized systolic arrays efficiently.

So, I used loop-based instantiation

I overwrite the WIDTH parameter with DATAWIDTH to prevent size mismatches between modules.

I also control the delay stages dynamically using the loop index:

- The second element in matrix a in and matrix b in needs 1 register stage.
- The third element needs 2 stages, and so on...
- The last element requires N\_SIZE 1 delay stages. And I implement part selection by

```
matrix_b_in[(i+1)*DATAWIDTH-1 -: DATAWIDTH]
```

- means Starting at bit (i+1)\*DATAWIDTH 1 and take DATAWIDTH bits going downward matrix\_b\_in[(1+1)\*16 1 -: 16] selects bits [31:16]
- After applying suitable pipelining delays to each input,
   I instantiate the PE grid to start the accumulation and processing operations through the systolic array.

- I send the delayed inputs to the PE griding, and after (3N 2) clock cycles the correct result of the matrix multiplication appears in the matrix\_elments.
- I then capture the output rows at specific times.
   For example, the first row completes at clock cycle (2N 1)

The final operation in the systolic\_array module is capturing the output matrix\_out\_c

- and controlling the valid\_out signal using a clk\_cycles counter.
- This counter starts counting from the moment the user inputs the first data.
- It resets to zero either when rst\_n is activated (low) or when the counter reaches the target cycle (3N 2).in this Cycle we Capture Last Row for matrix\_out\_c


```
integer r;
always @(posedge clk or negedge rst_n) begin
   if (!rst_n) begin
        clk_cycles <= 0;
end
   else        begin
        clk_cycles <= clk_cycles + 1;
end
end
always @(*) begin
   if (clk_cycles >= 2*N_SIZE - 1 && clk_cycles <= 3*N_SIZE - 2) begin
        valid_out = 1;
        for (r = 0; r < N_SIZE; r = r + 1) begin
        matrix_c_out[(N_SIZE - r)*2*DATAWIDTH -1 -: 2*DATAWIDTH] = matrix_elments[clk_cycles - (2*N_SIZE - 1)][r];
   end
end
else begin
   matrix_c_out =0;
   valid_out = 0;
   end
end</pre>
```

- I check whether the clk\_counter has reached the minimum target cycle to begin capturing the output.
  - The first row of matrix\_out\_c is ready at cycle (2N 1), the second at 2N, the third at 2N + 1, and so on.
- Since the systolic algorithm propagates data diagonally, the output matrix becomes ready row by row, starting from the main diagonal.
- The last row is ready at cycle (3N 2).
- During this range of clock cycles, I assert the valid\_out signal and begin capturing rows into the output matrix matrix\_out\_c.

#### For more illustrations

At first End 1, second End 4,2

Third end 7,5,3, fourth end 6,8



Secondly the Pipelining Module REG

```
reg [DATAWIDTH-1:0] Register [0:DELAY_STAGES-1];
integer i;
assign q = Register[DELAY_STAGES - 1];
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        for (i = 0; i < DELAY_STAGES; i = i + 1)
            Register[i] <= '0;
    end else begin
        Register[0] <= d;
    for (i = 1; i < DELAY_STAGES; i = i + 1)
        Register[i] <= Register[i - 1];
    end
end</pre>
```

This module receives data and a control signal (valid\_in) from the top layer.
 The input data is only processed when valid\_in is high, otherwise, the input is blocked.

The number of delay stages is passed as an overwritten parameter from the top layer, making the module highly configurable.

This allows flexible pipelining to support parametric systolic array architectures, where each input may require a different number of delay stages.

### Register[0] $\leftarrow$ in

- This line stores the input in into the first register stage.
- It initializes the pipeline with the new input value on each clock cycle.

#### The for loop

- It shifts the data through the remaining registers.
- For each index i from 1 to DELAY\_STAGES 1, the register at position i gets the value from the previous stage Register[i-1].
- This effectively passes the input value along the registers introducing a delay.

### Third part PEs\_GRID

- The systolic grid takes a parameter N\_size and builds a square grid of PEs (Processing Elements).
- Grid Instantiation:
  - Inputs a\_delayed are connected as columns one value per row and flow from from left to right.
  - 2. Inputs b\_delayed are connected as rows one value per column and flow from top to bottom
  - 3. Iteration is done from index 0 to N\_size- 1 in both directions.
- PE Interconnection:
  - 1. Each PE gets input from the top and left.
  - 2. Each PE sends its output to the right neighbor and bottom neighbor, forming a 2D mesh. (Controlled By indexing)

#### Last Module PE

```
module PE#(parameter SIZE=16)(
input wire clk, rst_n,
input wire [SIZE-1:0] left_in,top_in,
output reg [2*SIZE-1:0] accumulator,
output reg [SIZE-1:0] right_out,down_out
always @(posedge clk or negedge rst_n)begin
if(!rst_n) begin
right_out <= 0;
down_out <= 0;
accumulator <= 0;
end else begin
accumulator <= accumulator + left in*top in;
right out <=left in;
down_out <=top_in;
end
endmodule
```

- accumulator: Accumulates the sum of products over multiple cycles.
- The PE continues forwarding data even after accumulation finishes.

  This is crucial for down PEs to receive the correct values.

### 2-Challenges Faced During Implementation


- In the original design, when N\_SIZE = 5, we needed 20 separate register instantiations for each input path.
- · This manual instantiation led to:
  - 1. Code duplication
  - 2. Poor scalability for different N\_SIZE
  - 3. Inefficient resource usage
  - 4. Harder maintenance and debugging

### The Solution Was


- 1. Use a single Verilog module with a parameterized number of delay stages.
- 2. Implement the delay line using a register array, where:
- 3. The depth (number of stages) is passed as a parameter
- 4. Data shifts on each clock cycle, forming a pipeline

#### And I get successed


#### PIPE\_LINING WHEN N\_SIZE=3



## PIPE\_LINING WHEN N\_SIZE=5



## PIPE\_LINING WHEN N\_SIZE=7




2\_To implement a scalable systolic array with a parameterizable number of Processing Elements (PEs), directly instantiating each PE manually becomes not efficient

To solve this, I designed a dedicated Grid Generate that dynamically builds a square grid of size N\_SIZE × N\_SIZE, where N\_SIZE is a top-level parameter representing the matrix dimension.


#### This module:

- Uses nested generate loops to instantiate PEs automatically based on N\_SIZE.
- Handles 2D data flow across the grid: each PE receives input from the top and left and passes results to the bottom and right neighbors.


PEs\_Grid\_When N\_SIZE=7 is 49 PE



### PEs\_Grid\_When N\_SIZE=5 is 25 PE



PEs\_Grid\_When N\_SIZE=3 is 9 PE




After resolving several integration issues between modules, I was able to fully parameterize the entire systolic array design. This included:


- 1. Making the number of delay registers configurable based on matrix size.
- 2. Automatically generating the required number of PEs using nested generate loops.
- 3. Ensuring signal widths, pipeline stages, and accumulation control signals scale correctly with N\_SIZE

## Schematic Snapshots

### Full Schematic When N =5



### Full Schematic When N = 10




### 4-Simulation Results & Test Examples Test on 5\*5 Matrix First test


```
rst_n=0;
valid in=1;
@(negedge clk);// all regs and counters should be zero
matrix_a_in = 80'h00020001000300010002;
matrix_b_in = 80'h00020001000300010002;
@(negedge clk);
matrix_a_in = 80'h00020001000300010002;
matrix_b_in = 80'h00020001000300010002;
@(negedge clk);
matrix_a_in = 80'h00020001000300010002;
matrix_b_in = 80'h00020001000300010002;
@(negedge clk);
matrix_a_in = 80'h00020001000300010002:
matrix_b_in = 80'h00020001000300010002;
@(negedge clk);
matrix_a_in = 80'h00020001000300010002;
matrix_b_in = 80'h00020001000300010002;
@(negedge clk);
valid_in=0;
repeat(9) @(negedge clk); /// last row in 3N-2 so after 5 cycles we must wait 8 but i will wait 9 to stablize output
$stop:
```

### Complete true Output Matrix in Hex


#### First Row when Valid\_out get high




#### Second Row when Valid\_out high



#### Third Row when Valid\_out high



#### Fourth Row when Valid\_out high



#### Fifth Row when Valid\_out high

```
\( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \) \( \)
```


#### **Second Test**

```
rst_n=0;
valid in=1;
@(negedge clk);// all regs and counters should be zero
matrix_a_in = 80'h00040001000200010004;
matrix b in = 80'h00040001000200010004;
@(negedge clk);
// Second input
matrix_a_in = 80'h00040001000200010004;
matrix_b_in = 80'h00040001000200010004;
@(negedge clk);
matrix_a_in = 80'h00040001000200010004;
matrix b in = 80'h00040001000200010004;
@(negedge clk);
// Fourth input
matrix a in = 80'h00040001000200010004;
matrix_b_in = 80'h00040001000200010004;
@(negedge clk);
matrix a in = 80'h00040001000200010004;
matrix b in = 80'h00040001000200010004;
@(negedge clk);
valid in=0;
repeat(9) @(negedge clk); /// last row in 3N-2 so after 5 cycles we must wait 8 but i will wait 9 to stablize output
```

#### Full True\_Matrix

```
sim:/systolic_array_tb/DUT/matrix_elments @ 28 ns
0 : 32'h00000050 32'h00000014 32'h00000028 32'h000000014 32'h00000050
1 : 32'h00000014 32'h00000005 32'h00000000 32'h00000005 32'h000000014
2 : 32'h00000028 32'h00000000 32'h000000014 32'h00000000 32'h000000014
3 : 32'h00000014 32'h00000005 32'h00000000 32'h000000014
4 : 32'h00000050 32'h00000014 32'h000000028 32'h000000050
```

#### Wave



#### Third Test

```
systolic_array_tb.sv > 6 systolic_array_tb
    module systolic_array_tb ();
     parameter DATAWIDTH = 16;
     parameter N_SIZE = 5;
     reg clk,rst_n,valid_in;
     reg [N_SIZE*DATAWIDTH-1:0] matrix_a_in,matrix_b_in;
     wire [N_SIZE*2*DATAWIDTH-1:0] matrix_c_out;
     wire valid_out;
      systolic_array #(.DATAWIDTH(DATAWIDTH),.N_SIZE(N_SIZE)) DUT(clk,rst_n,valid_in,matrix_a_in,matrix_b_in,valid_out,matrix_c_out);
          clk=0;
          forever begin
             #1 clk=~clk;
      initial begin
         rst n=0;
          valid_in=1;
         @(negedge clk);// all regs and counters should be zero
          rst_n=1;
              matrix_a_in = 80'h0029000300220006000c;
20
              matrix_b_in = 80'h000d0009000600110004;
              @(negedge clk);
              matrix_a_in = 80'h000500140008002d0007;
             matrix b in = 80'h000300010030000000002;
              @(negedge clk);
              matrix_a_in = 80'h000c0011001300000003;
              matrix_b_in = 80'h000000060007000a0005;
              @(negedge clk);
              matrix_a_in = 80'h00000021000100020019;
             matrix_b_in = 80'h000800160002000b0000;
              @(negedge clk);
              matrix_a_in = 80'h000600160004000b0009;
              matrix_b_in = 80'h002c00050003000e0001;
              @(negedge clk);
          valid_in=0;
          repeat(9) @(negedge clk); /// last row in 3N-2 so after 5 cycles we must wait 8 but i will wait 9 to stablize output
          $stop:
      end
     endmodule //systolic_array_tb
```

Matrix\_a\_in
takes From F
Matrix\_b\_in
takes From G

```
F = egin{bmatrix} 12 & 7 & 3 & 25 & 9 \ 6 & 45 & 0 & 2 & 11 \ 34 & 8 & 19 & 1 & 4 \ 3 & 20 & 17 & 33 & 22 \ 41 & 5 & 12 & 0 & 6 \ \end{bmatrix} G = egin{bmatrix} 4 & 17 & 6 & 9 & 13 \ 2 & 0 & 48 & 1 & 3 \ 5 & 10 & 7 & 6 & 0 \ 0 & 11 & 2 & 22 & 8 \ 1 & 14 & 3 & 5 & 44 \ \end{bmatrix}
```


H=F\*G

$$H_{
m hex} = egin{bmatrix} 0x56 & 0x27B & 0x1FA & 0x2D8 & 0x305 \ 0x7D & 0x116 & 0x8B9 & 0xC6 & 0x2C9 \ 0xFB & 0x343 & 0x2DF & 0x1D6 & 0x28A \ 0x9F & 0x37C & 0x4CD & 0x3D9 & 0x533 \ 0xF0 & 0x385 & 0x24C & 0x1DC & 0x32C \end{bmatrix}$$


## Answer After 13 edge

```
sim:/systolic_array_tb/DUT/matrix_elments @ 28 ns
0 : 32'h00000056 32'h0000027b 32'h000001fa 32'h0000002d8 32'h00000305
1 : 32'h0000007d 32'h00000116 32'h000008b9 32'h000000c6 32'h000002c9
2 : 32'h000000fb 32'h00000343 32'h000002df 32'h000001d6 32'h0000028a
3 : 32'h0000009f 32'h0000037c 32'h000004cd 32'h000003d9 32'h00000533
4 : 32'h000000f0 32'h00000385 32'h00000024c 32'h0000001dc 32'h00000032c
```

## First Row at Valid\_out=1



### Last Row at Valid\_out=1



## Complete Wave

