Cache Assignment Report

In this assignment, I could simulate what is happening in the cache in different scenarios. Unfortunately, as known, I have been facing the restriction of processing a huge number of instructions in one go due to the slow-down of my Laptop CPU.


Anyways, we have made use of the PIN-Tool of INTEL to simulate the cache.

Throughout this experiment, I have tried to change four variables which are Cache Mode, Cache-Ways (number of Sets), Cache-Size, and Line (Block) Size, and remain the other constants.

The first Part of my analysis is the comparison between the Miss rate and
 Line Size.

Horizontal Access:


From the data that I have found, I have remained the Cache line and number of sets constants, whereas I have changed the values of line size.



Conclusion from the graph:

Increasing the size of the block will give the chance to store more elements in this block after being fetched from the memory. This will drastically decrease the number of misses and increase the number of hits. For clarification, when I have an array that needs a tremendous addresses from the memory, I will store all of them in the cache instead of putting part of them in a cache and then back to the memory when needed to take the other part.






Observation: We can observe from the diagram above that by increasing the number of sets, the total misses can be completely eradicated.

The reason for why we got this observation:

Basically, when we have 32 set associative cache, I will have the space to put 32 arrays, for example, in it; however, with 64 set associative cache, I will have 64 direct maps to store data. This means that I will have the more space for storing data,

which this concludes that with increasing the sets, the total misses will decrease and so the total hits will increase.

Third Analysis: "Summation a 2-D array with each column comparison with the horizontal one.



Observation:

Summing the whole 2-D array vertically leads to a substantial increase in the levels of miss rate.

The reason behind this observation:

- Formally, each time I access a cell from a column, the whole row is loaded to the memory. As a result, the miss rate has increased drastically. The ratio of miss rate of the summing vertically the 2-D array compared to the horizontal (Chart 1) is 15/0.14 times.
- Sometimes, the miss rate can be constant although the line size is increasing.

Not only this, but it also leads to the concept of whether the cache is friendly or not. It is noticeable that from the summation of 2-D array cells by moving vertically does not do the friendly cache, whereas the other one does (the first diagram).


Fourth Analysis: "Cache Line vs Miss Rate".


Observation: We can see from the chart below that by increasing the cache size, the miss rate is drastically decreasing.

The reason behind the observation:

Increasing the cache size will give more space for storing some data and addresses. That is why the more size in the cache, the less miss rate.

Fourth Analysis: "Write Back vs Write Through".





Observation: Write through has more writes in memory than Write Back. Write through is constant regardless the increase in the block size.

Explanation to the observation:

- The reason behind this is due to the fact that when I am using write through, every time I write in the cache and memory then. Imagine this I have a for loop; for sure, I will loop the by a number, do some operations, put in the cache then in then in the memory and so on. That is why the number of memory writes got incremented through Write through mode is very high. On the other side, the more efficient mode is write back. I increment and write in the cache as I want till finishing it. Then, I can put a block to the memory.
- Write through mode idea of "Go to the memory to write each time regardless
 the block size", whereas the WB mode can reduce the number of writing in
 memories by increasing the block size.

Conclusion:

We can conclude now that Write back mode is more efficient than write through. Imagine a huge number of data is happening each mili-seconds. That is why we have been thinking about the cache size and line size. We need it to have a lot of space for storing a huge amount of data to decrease the missing rate. How efficient Set associative cache compared to the others is a breakthrough. By increasing the number of sets, we can see from the previous graphs a decrease in missing rate. From here, we covered how the effect of spatial locality on the Cache performance.

Keep in mind that I have excel sheet and this link

https://docs.google.com/spreadsheets/d/1 msK UGE7MvDx5etD 1XvBNfObQf1

jJN4VG0FjNnT6Y/edit#gid=1135354910

Which has some constructed diagrams.

Screenshots from my program:

```
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 1024 4 1024 2 4 8 16
Total Misses: 344
Total Miss: 394600
Memory Read Access Attempts: 304829
Memory Write Access Attempts: 90115
Total Memory Access Attempts: 394944
Memory Read Access: 344
Memory Write Access: 0
Total # of cycles for cache read: 609658
Total # of cycles for cache writes: 360460
Total # of cycles for cache access: 970118
Total # of cycles for memory read: 2752
Total # of cycles for memory writes: 0
Total # of cycles for memory writes: 0
Total # of cycles for memory access: 2752
Total # of cycles for memory access: 2752
Total # of cycles for memory cache access: 972870
mluser@cse-p07-2166U04:~/cache_assoc_sim$
```

```
Total # of cycles for memory/cache access: 970990
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim_wb ./pinatrace.out 1024 4 2048 2 4 8 16
Total Hits: 394758
Memory Read Access Attempts: 304829
Memory Write Access Attempts: 90115
Total Memory Access Attempts: 394944
Memory Read Access: 186
Memory Write Access: 0
Total # of cycles for cache read: 609658
Total # of cycles for cache writes: 360460
Total # of cycles for cache access: 970118
Total # of cycles for memory writes: 0
Total # of cycles for memory writes: 0
Total # of cycles for memory access: 1488
Total # of cycles for memory access: 971606
mluser@cse-p07-2166U04:~/cache_assoc_sim$
```

```
Terminal - mluser@cse-p07-2166U04:

File Edit View Terminal Tabs Help

mluser@cse-p07-2166U04:-/cache assoc sim$ ./bin/cache_sim wt ./pinatrace.out 1024 4 2048 2 4 8 16

Total Misses: 186

Total Hits: 394758

Memory Read Access Attempts: 304829

Memory Write Access Attempts: 90115

Total Memory Access Attempts: 394944

Memory Read Access: 186

Memory Write Access: 96115

Total # of cycles for cache read: 609658

Total # of cycles for cache writes: 306460

Total # of cycles for cache access: 970118

Total # of cycles for memory read: 1488

Total # of cycles for memory writes: 1441840

Total # of cycles for memory writes: 144328

Total # of cycles for memory /cache access: 2413446

mluser@cse-p07-2166U04:-/cache_assoc_sim$
```

```
File Edit View Terminal Tabs Help

nluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim_wt ./pinatrace.out 1024 4 1024 2 4 8 16

Total Misses: 344

Total Hits: 394600
Memory Read Access Attempts: 304829
Memory Write Access Attempts: 90115

Total Memory Access Attempts: 394944
Memory Read Access: 344
Memory Write Access: 344
Memory Write Access: 90115

Total # of cycles for cache read: 609658

Total # of cycles for cache writes: 364606

Total # of cycles for cache writes: 364606

Total # of cycles for memory read: 2752

Total # of cycles for memory writes: 1441840

Total # of cycles for memory writes: 1441840

Total # of cycles for memory access: 1444592

Total # of cycles for memory/cache access: 2414710

mluser@cse-p07-2166U04:~/cache_assoc_sim$
```

```
Total # of cycles for memory/cache access: 2414710
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wt ./pinatrace.out 1024 4 4096 2 4 8 16
Total Misses: 104
Total Misses: 104
Memory Read Access Attempts: 304829
Memory Write Access Attempts: 304944
Memory Write Access: 104
Memory Read Access: 104
Memory Write Access: 104
Memory Write Access: 90115
Total # of cycles for cache read: 609658
Total # of cycles for cache writes: 360460
Total # of cycles for cache access: 970118
Total # of cycles for memory read: 832
Total # of cycles for memory writes: 1441840
Total # of cycles for memory writes: 1442672
Total # of cycles for memory /cache access: 2412790
mluser@cse-p07-2166U04:~/cache_assoc_sim$
```


```
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 1024 4 4096 2 4 8 16
Total Misses: 104
Total Hits: 394840
Memory Read Access Attempts: 304829
Memory Write Access Attempts: 394944
Memory Read Access: 104
Memory Write Access: 104
Memory Write Access: 04
Memory Write Access: 05
Total # of cycles for cache read: 609658
Total # of cycles for cache writes: 360460
Total # of cycles for cache access: 970118
Total # of cycles for memory read: 832
Total # of cycles for memory writes: 0
Total # of cycles for memory access: 832
Total # of cycles for memory access: 832
Total # of cycles for memory cache access: 970950
mluser@cse-p07-2166U04:~/cache_assoc_sim$
```

```
mluser@cse-p07-2166U04:~/cache assoc sim$ ./bin/cache sim wb ./pinatrace.out 1024 4 4096 2 4 8 16
Total Misses: 104
Total Hits: 394840
Memory Read Access Attempts: 304829
Memory Write Access Attempts: 90115
Total Memory Access Attempts: 394944
Memory Write Access: 104
Memory Write Access: 0
Total # of cycles for cache read: 609658
Total # of cycles for cache writes: 360460
Total # of cycles for memory read: 832
Total # of cycles for memory writes: 0
Total # of cycles for memory writes: 0
Total # of cycles for memory writes: 9
Total # of cycles for memory caches: 832
Total # of cycles for memory/cache access: 970950
mluser@cse-p07-2166U04:~/cache_assoc_sim$
```

```
Total # of cycles for memory/cache access: 32757246
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wt ./pinatrace.out 4 128 2048 2 4 8 16
Total Misses: 1911
Total Hits: 5464418
Memory Read Access Attempts: 4255479
Memory Write Access Attempts: 1210850
Total Memory Access Attempts: 5466329
Memory Read Access: 1911
Memory Write Access: 1210850
Total # of cycles for cache read: 8510958
Total # of cycles for cache writes: 4843400
Total # of cycles for cache access: 13354358
Total # of cycles for memory read: 15288
Total # of cycles for memory writes: 19373600
Total # of cycles for memory access: 32743246
mluser@cse-p07-2166U04:-/cache_assoc_sim$
```

```
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 4 4 512 2 4 8 16
Total Misses: 295010
Total Hits: 5171319
Memory Read Access Attempts: 4255479
Memory Write Access Attempts: 1210850
Total Memory Access Attempts: 5466329
Memory Read Access: 295010
Memory Write Access: 80106
Total # of cycles for cache read: 8510958
Total # of cycles for cache writes: 4843400
Total # of cycles for cache access: 13354358
Total # of cycles for memory read: 2360080
Total # of cycles for memory writes: 1281696
Total # of cycles for memory writes: 1281696
Total # of cycles for memory access: 3641776
Total # of cycles for memory/cache access: 16996134
mluser@cse-p07-2166U04:~/cache_assoc_sim$
```

```
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 4 4 1024 2 4 8 16
Total Misses: 285843
Total Hits: 5180486
Memory Read Access Attempts: 4255479
Memory Write Access Attempts: 1210850
Total Memory Access Attempts: 5466329
Memory Read Access: 75472
Total # of cycles for cache read: 8510958
Total # of cycles for cache writes: 4843400
Total # of cycles for cache access: 13354358
Total # of cycles for memory read: 2286744
Total # of cycles for memory writes: 1207552
Total # of cycles for memory access: 3494296
Total # of cycles for memory access: 16848654
mluser@cse-p07-2166U04:~/cache_assoc_sim$
```



```
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 4 4 4096 2 4 8 16
Total Misses: 277497
Total Hits: 5188832
Memory Read Access Attempts: 4255479
Memory Write Access Attempts: 1210850
Total Memory Access Attempts: 5466329
Memory Read Access: 277497
Memory Write Access: 69360
Total # of cycles for cache read: 8510958
Total # of cycles for cache writes: 4843400
Total # of cycles for cache access: 13354358
Total # of cycles for memory read: 2219976
Total # of cycles for memory writes: 1109760
Total # of cycles for memory access: 3329736
Total # of cycles for memory cache access: 16684094
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 4 4 1024 2 4 8 16
```

```
Fig. 15th Volume Terminal Tubus Hide

Fig. 15th Volume Terminal Tubus
```

```
File Edit View Terminal Tabs Help

mluser@cse-p07-2166U04:-/cache_assoc_sim$ ./bin/cache_sim wt ./pinatrace.out 4 4 512 2 4 8 16

Total Misses: 294959

Total Hits: 5171370

Memory Read Access Attempts: 4255479

Memory Write Access Attempts: 1210850

Total Memory Access Attempts: 5466329

Memory Write Access: 1210850

Total # of cycles for cache read: 8510958

Total # of cycles for cache writes: 4843400

Total # of cycles for cache access: 13354358

Total # of cycles for memory read: 2359672

Total # of cycles for memory writes: 19373600

Total # of cycles for memory access: 21733272

Total # of cycles for memory/cache access: 35087630

mluser@cse-p07-2166U04:-/cache_assoc_sim$ ||
```

```
tal # of cýcles for memorý/cache access: 35087630

Luser0sce-p07-2160004:-/cache assoc sims /bin/cache sim wt ./pinatrace.out 4 1 2 4 8 16

age: ./bin/cache sim sctss - cache mode: wbint> sfile name> <cache-size> cline-size> <cache-write-cycle> <mem-write-cycle> 

age: ./bin/cache sim sctss> <cache-mode: wbint> sfile name> <cache-size> cline-size> <cache-write-cycle> <mem-write-cycle> 

age: ./bin/cache sim sctss> <cache-write-cycle> <mem-write-cycle> 

age: ./bin/cache sim sctss> <cache-write-cycle> <mem-write-cycle> <mem-write-cycle> 

also Honory Food Access Attempts: 4255479

mory Write Access Attempts: 1210850

stal Memory Access Attempts: 5466329

mory Write Access .1210850

stal # of cycles for cache read: 8510958

stal # of cycles for cache writes: 4843400

stal # of cycles for cache writes: 4843400

stal # of cycles for memory writes: 19373600

stal # of cycles for memory writes: 19402088

stal # of cycles for memory writes: 19402088
```

```
mluser@cse-p87-2166U84:-/cache assoc sim$ ./bin/cache sim wb ./pinatrace.out 4 4 1024 2 4 8 16
Total Misses: 1897374
Total Hits: 20519121
Memory Read Access Attempts: 16864165
Memory Write Access Attempts: 4752330
Total Memory Access Attempts: 21616495
Memory Write Access: 1897374
Memory Write Access: 288098
Total # of cycles for cache read: 33728330
Total # of cycles for cache writes: 19009320
Total # of cycles for cache access: 52737650
Total # of cycles for memory read: 8778992
Total # of cycles for memory writes: 4609568
Total # of cycles for memory writes: 4609568
Total # of cycles for memory access: 13388560
Total # of cycles for memory/cache access: 66126210
mluser@cso.n87.2166U84:s/cache assoc sim$ /hin/cache sim wb /ninatrace.out # 8 1824 2 # 8 16
```

```
mluser@cse-p07-2166U04:~/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 4 8 1024 2 4 8 16
Total Misses: 561650
Total Hits: 21054845
Memory Read Access Attempts: 16864165
Memory Write Access Attempts: 4752330
Total Memory Access Attempts: 21616495
Memory Read Access: 561650
Memory Write Access: 152880
Total # of cycles for cache read: 33728330
Total # of cycles for cache writes: 19009320
Total # of cycles for cache access: 52737650
Total # of cycles for memory read: 4493200
Total # of cycles for memory writes: 2446080
Total # of cycles for memory access: 6939280
Total # of cycles for memory access: 59676930
mluser@cse-p07-2166U04:~/cache_assoc_sim$
```

```
Terminal - mluser@cse-p07-2160
File Edit View Terminal Tabs Help
mluser@cse-p07-2166U04:-/cache_assoc_sim$ ./bin/cache_sim wb ./pinatrace.out 4 32 1024 2 4 8 16
Total Misses: 147046
Total Hits: 21469449
Memory Read Access Attempts: 16864165
Memory Write Access Attempts: 4752330
Total Memory Access Attempts: 21616495
Memory Write Access: 147046
Memory Write Access: 42242
Total # of cycles for cache read: 33728330
Total # of cycles for cache writes: 19009320
Total # of cycles for cache access: 52737650
Total # of cycles for memory read: 1176368
Total # of cycles for memory writes: 675872
Total # of cycles for memory access: 1852240
Total # of cycles for memory access: 54589890
```

```
File Edit View Terminal Tabs Help
Total Hits: 37031
Memory Maid Access Attempts: 90815
Total Memory Access Attempts: 90815
Total Memory Access Attempts: 90815
Total Memory Access Attempts: 394944
Memory Write Access: 2374
Total # of cycles for cache writes: 360460
Total # of cycles for cache writes: 360460
Total # of cycles for cache writes: 360460
Total # of cycles for memory read: 195044
Memory Write Access 22096
Total Hits: 371048
Memory Write Access Attempts: 304829
Memory Write Access Attempts: 304829
Memory Write Access 524
Total # of cycles for cache writes: 360469
Total # of cycles for memory writes: 30944
Total # of cycles for memory writes: 30944
Total # of cycles for memory writes: 30941
Total # of cycles for cache writes: 30944
Total # of cycles for cache writes: 30944
Total # of cycles for cache writes: 30944
Total # of cycles for memory writes: 30944
Total # of cycles for memory writes: 30944
Memory Mrite Access: 20031
Total Memory Access Attempts: 30942
Memory Write Access: 40081
Memory Write Access: 40081
Memory Write Access: 40081
Total # of cycles for cache writes: 300460
Total # of cycles for cache writes: 300460
Total # of cycles for memory writes: 30049

                                File Edit View Terminal Tabs Help
```