Group 10 RISC V

Mohamed Mahmoud Elfeki	Verification
Ehab Mostafa Farghly	Design

Top level architecture of RISC V with cache memory





Figure 7.15 Enhanced datapath for jal


The main difference between this architecture and the architecture with cache memory that data memory has 2 more signals stall and memory read stall signal is output from this block and input to the PC if its value equal 1 it will stall PC and prevent it from incrementing and the signal memory read will come from control unit and gives value 1 only when the opcode is LW Instruction

Top level architecture of cache memory



This is the block diagram representing our implementation the cache controller works at the negative edge of clk that come from RISC $\rm V$

FSM



Code of blocks

```
module cache_controller(
    input wire
                             clk, rst,
    input wire
                             Mem_Write,Mem_Read,
    input wire
                             check_Miss_hit,
                             write_in_mem,
    output reg
                             write_in_cache,
   output reg
                             move_from_mem,
   output reg
    output reg
                             move_to_cache,
                             read_from_cache,
    output reg
                             stall
    output reg
);
parameter IDLE
                          =3'b000,
           READING
                          =3'b001,
           MOVE_TO_CACHE =3'b010,
           WRITING
                          =3'b011,
           STALL
                          =3'b100;
        [2:0] current_state,next_state;
reg
        [2:0] counter;
reg
reg
               counter_enable;
always @(negedge clk or negedge rst)
    begin
        if(!rst)
          begin
            counter <='b0;</pre>
        else if (counter_enable)
            begin
            counter <= counter +'b1;</pre>
            end
       else
          begin
            counter <= 'b0;
          end
always @(negedge clk or negedge rst)
    begin
        if(!rst)
          begin
            current_state <=IDLE;</pre>
```

```
else
          begin
            current_state <= next_state;</pre>
always@(*)
    begin
        write_in_mem
                        ='b0;
        write_in_cache ='b0;
        move_from_mem ='b0;
        move_to_cache
                      ='b0;
        read_from_cache ='b0;
        counter_enable ='b0;
        case(current_state)
             IDLE
                          : begin
                             if((Mem_Read=='b1) && (Mem_Write =='b0) && (check_Miss_hit=='b1)
                                 begin
                                     next_state = IDLE;
                                                      ='b0;
                                     stall
                                     read_from_cache='b1;
                                 end
                             else if((Mem_Read=='b1) && (Mem_Write =='b0) &&
(check_Miss_hit=='b0) )
                                 begin
                                     next_state = READING;
                                     stall='b1;
                                     move_from_mem = 'b1;
                                 end
                             else if((Mem_Read=='b0) && (Mem_Write =='b1) )
                                 begin
                                     next_state = WRITING;
                                     stall='b1;
                             else
                                 begin
                                     next_state =IDLE;
                                     stall='b0;
                                 end
           READING
                        : begin
```

```
= MOVE_TO_CACHE;
                       next_state
                       move_from_mem = 'b1;
                       move to cache = 'b1;
                                   = 'b1; /****/
                       stall
                       counter_enable= 'b1;
               end
MOVE TO CACHE : begin
              if(counter == 3'b100)
                   begin
                       next_state = IDLE;
                       read_from_cache = 'b1;
                       stall
                                 = 'b0;
                       counter_enable = 'b0;
                       move_from_mem = 'b0;
                       move_to_cache = 'b0;
              else if(counter == 3'b011)
                   begin
                                     = MOVE_TO_CACHE;
                       next_state
                       read_from_cache = 'b0;
                       stall
                                    = 'b1;
                       counter_enable = 'b1;
                       move_from_mem = 'b0;
                       move_to_cache = 'b1;
                   end
                   begin
                       next_state = MOVE_TO_CACHE;
                       move_from_mem = 'b1;
                       move_to_cache = 'b1;
                       stall
                                   = 'b1;
                       counter_enable= 'b1;
               end
WRITING
            : begin
               counter_enable='b1;
              begin
                       write_in_cache ='b1;
                       write_in_mem ='b1;
                       stall
                                    ='b1;
                       next_state
                                    =STALL;
                    end
              else
                   begin
                       write_in_cache ='b0;
```

```
write_in_mem
                                                   ='b1;
                                    stall
                                                   ='b1;
                                    next_state
                                                   =STALL;
            STALL
                       : begin
                    counter_enable ='b1;
                            if(counter == 'b100)
                                begin
                                    stall='b0;
                                    write_in_cache='b0;
                                    write_in_mem='b0;
                                    next_state =IDLE;
                                    counter_enable ='b0;
                                begin
                                    stall='b1;
                                    write_in_cache='b0;
                                    write_in_mem='b1;
                                    next_state =STALL;
                                    counter_enable ='b1;
                        : begin
                                write_in_mem
                                                ='b0;
                                write_in_cache ='b0;
                                move_from_mem
                                                ='b0;
                                read_from_cache ='b0;
                                stall
                                                ='b0;
                                counter_enable ='b0;
                                next_state
                                                =IDLE;
       endcase
endmodule
```

```
module cache_Memory (
    input
             wire
                            clk, rst,
             wire [9:0]
                            Word address,
    input
    input
           wire [31:0] data,
    input
           wire [31:0] Data_IN,
                            write_in_cache,read_from_cache,
    input
             wire
    input
             wire
                            move_to_cache,
    output
                            check_Miss_hit,
    output reg [31:0] Data_Out
);
reg [31:0] cache_mem [0:127];
reg [3:0] valid_tag [0:31];
reg [1:0]
            move_count;
integer i,k;
always @(posedge clk or negedge rst )
    begin
      if(!rst)
         begin
            for (i=0;i<128;i=i+1)
               begin
                 cache_mem[i]<='b0;</pre>
               end
            for (k=0;k<32;k=k+1)
               begin
                valid_tag[k]<='b0;</pre>
               end
               move_count <= 'b0;</pre>
         end
      else if (write_in_cache)
         begin
            cache_mem [Word_address[6:0]] <= Data_IN;</pre>
            valid_tag [Word_address[6:2]] <={1'b1,Word_address[9:7]};</pre>
      else if (move_to_cache)
         begin
            cache_mem [{Word_address[6:2],move_count}] <= data;</pre>
            valid_tag [Word_address[6:2]]
                                                         <={1'b1,Word_address[9:7]};
            move_count
                                                         <= move_count +'b1;
         end
```

always @(*)

```
begin
    if (valid_tag[Word_address[6:2]] == {1'b1 , Word_address [9:7]})
        begin
        check_Miss_hit ='b1;
        end
    else
        begin
        check_Miss_hit ='b0;
        end
end

always @(*) begin
        Data_Out='b0;

end
    else if (read_from_cache)
    begin
        Data_Out = cache_mem [Word_address[6:0]];
    end
    else begin
        Data_Out='b0;
    end
else begin
        Data_Out='b0;
    end
else begin
        Data_Out='b0;
    end
```

```
module data_memory (
                  wire
                                    clk, rst,
                  wire
                                    Word_address,
                          [9:0]
                  wire
                          [31:0]
                                    Data_In,
    input
                  wire
                                    write_in_mem,
    input
                  wire
                                    move_to_cache,
    output
                          [31:0]
                                           data
);
    reg [31:0] main_memory [0:1023];
                 address_count;
    reg [1:0]
                 i;
always@(posedge clk or negedge rst)
    begin
         if(!rst)
           begin
             for(i=0;i<1024;i=i+1)</pre>
               main_memory[i] <='b0;</pre>
               address_count <='b0;</pre>
               data
                               <='b0;
           end
         else
           begin
              if(write_in_mem)
                begin
                 main_memory[Word_address] <= Data_In;</pre>
                 address_count
                                              <='b0;
                end
              else if (move_to_cache)
                begin
                  address_count <=address_count+1;</pre>
                                 <= main_memory[{Word_address[9:2],address_count}];</pre>
                 data
                else
                begin
                 address_count <='b0;</pre>
                end
           end
endmodule
```

```
module cache_Memory_top (
    input wire
                         clk, rst,
    input wire
                         Mem Write, Mem Read,
    input wire
                [9:0]
                         Word_address,
    input wire [31:0] Data_In,
    output wire
                         stall,
    output wire [31:0] Data Out
/***********
            check_Miss_hit;
wire
wire
             write in mem, write in cache;
wire
             move_from_mem;
             move_to_cache;
wire
             read_from_cache;
wire
cache controller u0(
    .clk(clk),
    .rst(rst),
    .Mem_Write(Mem_Write),
    .Mem_Read(Mem_Read),
    .check_Miss_hit(check_Miss_hit),
    .write_in_mem(write_in_mem),
    .write_in_cache(write_in_cache),
    .move_from_mem(move_from_mem),
    .move_to_cache(move_to_cache),
    .read_from_cache(read_from_cache),
    .stall(stall)
);
wire [31:0]
               data;
cache_Memory u1(
    .clk(clk),
    .rst(rst),
    .Word_address(Word_address),
    .data(data),
    .Data_IN(Data_In),
    .write_in_cache(write_in_cache),
    .read_from_cache(read_from_cache),
    .move_to_cache(move_to_cache),
    .check_Miss_hit(check_Miss_hit),
    .Data_Out(Data_Out)
);
```

```
data_memory u2(
    .clk(clk),
    .rst(rst),
    .Word_address(Word_address),
    .Data_In(Data_In),
    .write_in_mem(write_in_mem),
    .move_to_cache(move_from_mem),
    .data(data)
);
endmodule
```


Test cases for design and simulation result of design


Test cases for cache memory before integration


```
/***********************
                                           testcases
     /* scenario writing in block and check the reading operations of them miss first then
all hit */
         /** write operations **/
 write_data('b111_00010_01 ,'d16 );
 write_data('b111_00010_10 ,'d8 );
 write_data('b111_00010_00 ,'d4 );
 write data('b111 00010 11 ,'d2 );
         /** read operations **/
 read_data ('b111_00010_11);
 read data ('b111_00010_10);
 read_data ('b111_00010_01);
 read_data ('b111_00010_00);
     /* scenario writing in block exist in cache and check the writing operations of them
hit and store in cache and memory in same time */
         /** write operations **/
 write_data('b111_00010_01 ,'d100 );
 write_data('b111_00010_10 ,'d120 );
        /** read operations **/
 read_data ('b111_00010_00);
 read_data ('b111_00010_01);
 read_data ('b111_00010_10);
 read_data ('b111_00010_11);
   /* scenario addressing same block different in tag with different values */
         /** write operations **/
 write_data('b101_00010_01 ,'d200 );
 write_data('b101_00010_10 ,'d220 );
       /** read operations **/
 read_data ('b101_00010_00);
 read data ('b101 00010 01);
```


```
read_data ('b101_00010_10);
read_data ('b111_00010_11);
read data ('b111 00010 01);
  /************* Random processes ***********/
          /** write operations **/
write_data('b000_00110_01 ,'d60 ); // Block 6
write_data('b011_01010_01 ,'d100 ); // Block 10
                                                 tag =3 offset=1
write_data('b010_00111_01 ,'d20 ); // Block 2
                                                 tag=2 offset=1
write_data('b110_10010_10 ,'d60 ); // Blcok
 tag=6 offset=2
write_data('b000_01011_00 ,'d110 ); // BLock 11
write data('b101 10010 11 ,'d200 ); // Block 18
                                                 tag=5 offset=3
write_data('b001_00000_11 ,'d1000); // Block 0
write_data('b001_10011_01 ,'d190 ); // Block 19
write data('b111 11010 10 ,'d260 ); // Block 26
                                                 tag =7 offset=2
     /** read operations **/
read data ('b000 00110 01);
read_data ('b011_01010_01);
read_data ('b010_00111_01);
read data ('b110 10010 10);
read_data ('b110_10010_10);
read data ('b000 01011 00);
read data ('b101 10010 11);
read_data ('b001_00000_11);
read_data ('b001_10011_01);
read_data ('b111_11010_10);
```

Simulation result in this case










Test cases for cache memory and RISC after integration

00F00093	//addi x1 x0 15
01400113	//addi x2 x0 20
01900193	//addi x3 x0 25
01E00213	//addi x4 x0 30
01900293	//addi x5 x0 25
0020A2A3	//sw x2 5(x1)
0030A323	//sw x3 6(x1)
0040A3A3	//sw x4 7(x1)
0050A423	//sw x5 8(x1)
0050A303	//lw x6 5(x1)
0060A383	//lw x7 6(x1)
0070A403	//lw x8 7(x1)
0080A483	//lw x9 8(x1)

Simulation result in this case



Memory Data - /RISC_V_testbench/DUT/L/0/u3/reg_file - Default ====================================													<u> </u>				
0	0	15	20	25	30	25	20	25	30	25	0	0	0	0	0	0	0
17 34	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

As we see in wave form stall signal is high five times as miss occur in all 4 times of storing and miss occur in first time of loading then hit occur and register files contain the proper results