


# RISC-V Project (Phase 2)

## Cache Controller

**Mohamed Elsayed Ali Ebrahim Saad**

**Group Number: (G1)**

**Digital IC Design (New Capital)**



# Contents



|  |           |
|--|-----------|
| <b>1. Overview:</b>                                    | <b>2</b>  |
| <b>2. Architecture and RTL Block Diagram:</b>          | <b>3</b>  |
| ❖ First Cache System Architecture RTL Block Diagram:   | 4         |
| ❖ Second Cache System Architecture RTL Block Diagram:  | 5         |
| <b>3. Cache Controller FSM:</b>                        | <b>6</b>  |
| <b>4. Test Bench:</b>                                  | <b>7</b>  |
| ❖ Test Bench Code:                                     | 7         |
| ❖ Assembly Code Instructions:                          | 8         |
| ❖ First Cache System Architecture Test Bench Results:  | 9         |
| ❖ Second Cache System Architecture Test Bench Results: | 11        |
| <b>5. Verilog Codes:</b>                               | <b>13</b> |
| ❖ First Cache System Architecture Verilog Codes:       | 13        |
| ❖ Second Cache System Architecture Verilog Codes:      | 15        |

## 1. Overview:


### Cache Controller Implementation with Write-Through Policy

In this project, we will work on implementing a simple caching system for the RISC-V processor. we will integrate the caching system with the **single-cycle implementation**. Additionally, we assume the following:

- Only data memory will be cached. The instruction memory will not be affected.
- We will have only one level of coaching.
- The main memory module is assumed to have a capacity of 4 Kbytes (word addressable using 10 bits or byte addressable using 12 bits)
- Main memory access (for reading or writing) takes 4 clock cycles.
- The data cache geometry is (512, 16, 1). This means that the total cache capacity is 512 bytes, that each cache block is 16 bytes (implying that the cache has 32 blocks in total), and that the cache uses direct mapping.
- The cache uses write-through and write-around policies for write hit and write miss handling and no write buffers exist. This implies that all SW instructions need to stall the processor.
- LW instructions will only stall the processor in case of a miss.




## 2. Architecture and RTL Block Diagram:




In this report there are two different micro architecture implementations for cache system.  
The main difference between them:

- **First architecture:** data transferred from the main memory to the cache memory word by word (copy a word each cycle) that's mean that the cache system needs 4 cycle to move 4 words (1 block seat) overall, when risc-v preform write operation or read and miss operation risc-v processor need 4 clock cycles.
- **Second architecture:** data transferred from the main memory to the cache memory 4 words (complete block seat) that's mean that cache system needs less than 4 cycle to move 4 words (1 block seat) overall, when risc-v preform write operation or read and miss operation risc-v need less than 4 clock cycles.







First Architecture







Second Architecture



## ❖ First Cache System Architecture RTL Block Diagram:



## ❖ Second Cache System Architecture RTL Block Diagram:



### 3. Cache Controller FSM:



## 4. Test Bench:

### ❖ Test Bench Code:

```
1 //testbench module
2 //soc risc_v and cache_memory_system and instructor_memory
3 `timescale 1ns/1ps
4 module tb_RISC_V_SOC ();
5
6 //*****soc*****
7 //reg clk,reset;
8 //RISC_V_SOC dft(clk,reset);
9 //*****
10
11 reg clk,reset;
12 wire [31:0] instr, pc;
13 wire Mem_Write, Mem_read, stall;
14 wire [31:0] a_data_mem, w_data_mem;
15 wire [31:0] r_data_mem;
16 reg [0:250]msg;
17 reg [31:0]expected_read;
18
19 RISC_V risc_v (clk, reset, instr, pc, Mem_Write, Mem_read, stall, a_data_mem, w_data_mem, r_data_mem);
20 inst_mem i_m (pc, instr);
21 cache_system cache_system (clk, reset, Mem_Write, Mem_read, stall, a_data_mem, w_data_mem, r_data_mem);
22 ///////////////////////////////////////////////////
23
24 // initialize reset
25 initial
26 begin
27     $display("          time:ns Mem_Write: Mem_read: Word_address: write_data: read_data: expected_read: state:");
28     $dumpfile("risc_v.vcd");
29     $dumpvars(0,tb_RISC_V_SOC);
30
31     reset = 1;
32     #5; reset = 0;
33
34     #660;
35     $finish;
36 end
37 ///////////////////////////////////////////////////
38 always@(posedge clk)
39 begin
40     if(Mem_read)
41     begin
42         expected_read= a_data_mem/4;
43         if(r_data_mem == a_data_mem/4)
44             msg="Test Passed: read operation";
45         else
46             msg="Test Failed: read operation";
47     end
48     else if (Mem_Write)
49     begin
50         msg="Write Operation";
51         expected_read=32'dx;
52     end
53     else
54     begin
55         msg="Other Operation";
56         expected_read=32'dx;
57     end
58     $display("%t\t %d\t %d\t %d\t %d\t %d\t %d\t %s", $time, Mem_Write, Mem_read, a_data_mem/4, w_data_mem, r_data_mem, expected_read, msg);
59 end
60 ///////////////////////////////////////////////////
61 // generate clock
62 always
63 begin
64     clk = 1;
65     #5;
66     clk = 0;
67     #5;
68 end
69
70 endmodule
```



## ❖ Assembly Code Instructions:

### RISC-V Assembly

```


1 addi x1,x0,10
2 addi x2,x0,11
3 addi x3,x0,22
4 sw x1,40(x0)
5 sw x2,44(x0)
6 lw x10,40(x0)
7 lw x11,44(x0)
8 sw x3,44(x0)
9 lw x12,44(x0)
10 addi x4,x0,128
11 addi x5,x0,129
12 addi x6,x0,130
13 addi x7,x0,131
14 addi x8,x0,260
15 sw x4,512(x0)
16 sw x5,516(x0)
17 sw x6,520(x0)
18 sw x7,524(x0)
19 lw x14,512(x0)
20 lw x15,516(x0)
21 lw x16,520(x0)
22 lw x17,524(x0)
23 sw x8,520(x0)
24 lw x16,520(x0)

```

|    | PC   | Machine Code | Basic Code     | Original Code  |
|----|------|--------------|----------------|----------------|
| 1  |      |              |                |                |
| 2  | 0x0  | 00A00093     | addi x1 x0 10  | addi x1,x0,10  |
| 3  | 0x4  | 00B00113     | addi x2 x0 11  | addi x2,x0,11  |
| 4  | 0x8  | 01600193     | addi x3 x0 22  | addi x3,x0,22  |
| 5  | 0xc  | 02102423     | sw x1 40(x0)   | write & miss   |
| 6  | 0x10 | 02202623     | sw x2 44(x0)   | write & miss   |
| 7  | 0x14 | 02802503     | lw x10 40(x0)  | read & miss    |
| 8  | 0x18 | 02C02583     | lw x11 44(x0)  | read & hit     |
| 9  | 0x1c | 02302623     | sw x3 44(x0)   | write & hit    |
| 10 | 0x20 | 02C02603     | lw x12 44(x0)  | read & hit     |
| 11 | 0x24 | 08000213     | addi x4 x0 128 | addi x4,x0,128 |
| 12 | 0x28 | 08100293     | addi x5 x0 129 | addi x5,x0,129 |
| 13 | 0x2c | 08200313     | addi x6 x0 130 | addi x6,x0,130 |
| 14 | 0x30 | 08300393     | addi x7 x0 131 | addi x7,x0,131 |
| 15 | 0x34 | 10400413     | addi x8 x0 260 | addi x8,x0,260 |
| 16 | 0x38 | 20402023     | sw x4 512(x0)  | write & miss   |
| 17 | 0x3c | 20502223     | sw x5 516(x0)  |                |
| 18 | 0x40 | 20602423     | sw x6 520(x0)  |                |
| 19 | 0x44 | 20702623     | sw x7 524(x0)  |                |
| 20 | 0x48 | 20002703     | lw x14 512(x0) | read & miss    |
| 21 | 0x4c | 20402783     | lw x15 516(x0) | read & hit     |
| 22 | 0x50 | 20802803     | lw x16 520(x0) | read & hit     |
| 23 | 0x54 | 20C02883     | lw x17 524(x0) | read & hit     |
| 24 | 0x58 | 20802423     | sw x8 520(x0)  | write & hit    |
| 25 | 0x5c | 20802803     | lw x16 520(x0) | read & hit     |

### ❖ First Cache System Architecture Test Bench Results:

[illegible]



| V       | Tag               | Cache Data Content |  |     |     |     |     |
|---------|-------------------|--------------------|--|-----|-----|-----|-----|
| 1000101 | Memory Data - /tb |                    | Memory Data - /tb_RISC_V_SOC/cache_system/cache_mem/data/RAM |     |     |     |     |
|         | 0                 | 1                  | 0  | 128 | 129 | 260 | 131 |
|         | 1                 | x                  | 4  | x   | x   | x   | x   |
|         | 2                 | 0                  | 8  | x   | x   | 10  | 22  |
|         | 3                 | x                  | 12   | x   | x   | x   | x   |
|         | 4                 | x                  | 16   | x   | x   | x   | x   |
|         | 5                 | x                  | 20   | x   | x   | x   | x   |

| Data Memory  |     |
|--|-----|
| Memory Data - /tb_RISC_V_SOC/cache_system/data_mem/RAM |     |
| 7  | x   |
| 8  | x   |
| 9  | x   |
| 10   | 10  |
| 11   | 22  |
| 12   | x   |
| 13   | x   |
| 127  | x   |
| 128  | 128 |
| 129  | 129 |
| 130  | 260 |
| 131  | 131 |
| 132  | x   |

**Cache Memory**  
Word Address: decimal  
data: decimal


**Data Memory**  
Word Address: decimal  
data: decimal

**Reg File**  
Reg Address: decimal  
data: decimal

| Reg_File Content |     |
|------------------|-----|
| 19               | x   |
| 18               | x   |
| 17               | 131 |
| 16               | 260 |
| 15               | 129 |
| 14               | 128 |
| 13               | x   |
| 12               | 22  |
| 11               | 11  |
| 10               | 10  |
| 9                | x   |
| 8                | 260 |
| 7                | 131 |
| 6                | 130 |
| 5                | 129 |
| 4                | 128 |
| 3                | 22  |
| 2                | 11  |
| 1                | 10  |

## ❖ Second Cache System Architecture Test Bench Results:

| time:ns | Mem_Write: | Mem_read: | Word_address: | write_data: | read_data: | expected_read: | state:                      |
|---------|------------|-----------|---------------|-------------|------------|----------------|-----------------------------|
| 0       | x          | x         | x             | x           | x          | x              | Other Operation             |
| 10      | 0          | 0         | 2             | x           | x          | x              | Other Operation             |
| 20      | 0          | 0         | 2             | x           | x          | x              | Other Operation             |
| 30      | 0          | 0         | 5             | x           | x          | x              | Other Operation             |
| 40      | 1          | 0         | 10            | 10          | x          | x              | Wirte Operation             |
| 50      | 1          | 0         | 10            | 10          | x          | x              | Wirte Operation             |
| 60      | 1          | 0         | 10            | 10          | x          | x              | Wirte Operation             |
| 70      | 1          | 0         | 10            | 10          | x          | x              | Wirte Operation             |
| 80      | 1          | 0         | 11            | 11          | x          | x              | Wirte Operation             |
| 90      | 1          | 0         | 11            | 11          | x          | x              | Wirte Operation             |
| 100     | 1          | 0         | 11            | 11          | x          | x              | Wirte Operation             |
| 110     | 1          | 0         | 11            | 11          | x          | x              | Wirte Operation             |
| 120     | 0          | 1         | 10            | x           | 10         | 10             | Test Passed: read operation |
| 130     | 0          | 1         | 10            | x           | 10         | 10             | Test Passed: read operation |
| 140     | 0          | 1         | 10            | x           | 10         | 10             | Test Passed: read operation |
| 150     | 0          | 1         | 10            | x           | 10         | 10             | Test Passed: read operation |
| 160     | 0          | 1         | 11            | x           | 11         | 11             | Test Passed: read operation |
| 170     | 1          | 0         | 11            | 22          | 22         | x              | Wirte Operation             |
| 180     | 1          | 0         | 11            | 22          | 22         | x              | Wirte Operation             |
| 190     | 1          | 0         | 11            | 22          | 22         | x              | Wirte Operation             |
| 200     | 1          | 0         | 11            | 22          | 22         | x              | Wirte Operation             |
| 210     | 0          | 1         | 11            | x           | 22         | 11             | Test Failed: read operation |
| 220     | 0          | 0         | 32            | 0           | x          | x              | Other Operation             |
| 230     | 0          | 0         | 32            | 10          | x          | x              | Other Operation             |
| 240     | 0          | 0         | 32            | 11          | x          | x              | Other Operation             |
| 250     | 0          | 0         | 32            | 22          | x          | x              | Other Operation             |
| 260     | 0          | 0         | 65            | 128         | x          | x              | Other Operation             |
| 270     | 1          | 0         | 128           | 128         | x          | x              | Wirte Operation             |
| 280     | 1          | 0         | 128           | 128         | x          | x              | Wirte Operation             |
| 290     | 1          | 0         | 128           | 128         | x          | x              | Wirte Operation             |
| 300     | 1          | 0         | 128           | 128         | x          | x              | Wirte Operation             |
| 310     | 1          | 0         | 129           | 129         | x          | x              | Wirte Operation             |
| 320     | 1          | 0         | 129           | 129         | x          | x              | Wirte Operation             |
| 330     | 1          | 0         | 129           | 129         | x          | x              | Wirte Operation             |
| 340     | 1          | 0         | 129           | 129         | x          | x              | Wirte Operation             |
| 350     | 1          | 0         | 130           | 130         | x          | x              | Wirte Operation             |
| 360     | 1          | 0         | 130           | 130         | x          | x              | Wirte Operation             |
| 370     | 1          | 0         | 130           | 130         | x          | x              | Wirte Operation             |
| 380     | 1          | 0         | 130           | 130         | x          | x              | Wirte Operation             |
| 390     | 1          | 0         | 131           | 131         | x          | x              | Wirte Operation             |
| 400     | 1          | 0         | 131           | 131         | x          | x              | Wirte Operation             |
| 410     | 1          | 0         | 131           | 131         | x          | x              | Wirte Operation             |
| 420     | 1          | 0         | 131           | 131         | x          | x              | Wirte Operation             |
| 430     | 0          | 1         | 128           | 0           | 128        | 128            | Test Passed: read operation |
| 440     | 0          | 1         | 128           | 0           | 128        | 128            | Test Passed: read operation |
| 450     | 0          | 1         | 128           | 0           | 128        | 128            | Test Passed: read operation |
| 460     | 0          | 1         | 128           | 0           | 128        | 128            | Test Passed: read operation |
| 470     | 0          | 1         | 129           | 128         | 129        | 129            | Test Passed: read operation |
| 480     | 0          | 1         | 130           | 260         | 130        | 130            | Test Passed: read operation |
| 490     | 0          | 1         | 131           | 22          | 131        | 131            | Test Passed: read operation |
| 500     | 1          | 0         | 130           | 260         | 260        | x              | Wirte Operation             |
| 510     | 1          | 0         | 130           | 260         | 260        | x              | Wirte Operation             |
| 520     | 1          | 0         | 130           | 260         | 260        | x              | Wirte Operation             |
| 530     | 1          | 0         | 130           | 260         | 260        | x              | Wirte Operation             |
| 540     | 0          | 1         | 130           | 260         | 260        | 130            | Test Failed: read operation |
| 550     | x          | x         | x             | x           | 0          | x              | Other Operation             |
| 560     | x          | x         | x             | x           | 0          | x              | Other Operation             |



| V       | Tag                  | Cache Data Content                                      |
|---------|----------------------|---|
| 1000101 | Memory Data - /tb... | Memory Data - /tb_RISC_V_SOC/cache_system/cache_mem/d_c |
| 0       | 1                    | 00000083000001040000008100000080                        |
| 1       | x                    | xx                |
| 2       | 0                    | 000000160000000axxxxxxxxxxxxxxxxxxxxxxxx                |
| 3       | x                    | xx                |
| 4       | x                    | xx                |
| 5       | x                    | xx                |

| Data Memory                            |     |
|--|-----|
| Memory Data - /tb_RISC_V_SOC/cache_sys |     |
| 8                                      | x   |
| 9                                      | x   |
| 10                                     | 10  |
| 11                                     | 22  |
| 12                                     | x   |
| 13                                     | x   |
| 14                                     | x   |
| 126                                    | x   |
| 127                                    | x   |
| 128                                    | 128 |
| 129                                    | 129 |
| 130                                    | 260 |
| 131                                    | 131 |
| 132                                    | x   |
| 133                                    | x   |

**Cache Memory**  
 Seat Address: decimal  
 data: Hex

**Data Memory**  
 Word Address: decimal  
 data: decimal

**Reg File**  
 Reg Address: decimal  
 data: decimal

| Reg_File Content |     |
|------------------|-----|
| 18               | x   |
| 17               | 131 |
| 16               | 260 |
| 15               | 129 |
| 14               | 128 |
| 13               | x   |
| 12               | 22  |
| 11               | 11  |
| 10               | 10  |
| 9                | x   |
| 8                | 260 |
| 7                | 131 |
| 6                | 130 |
| 5                | 129 |
| 4                | 128 |
| 3                | 22  |
| 2                | 11  |
| 1                | 10  |



## 5. Verilog Codes:

### ❖ First Cache System Architecture Verilog Codes:

```
C:\Users\moham\Pictures\viscv_cache_arch\cache_system.v - Sublime Text (UNREGISTERED)

1 //cache system
2 module cache_system (input clk, reset, we, re,
3                     output stall,
4                     input [31:0] byte_address,
5                     input [31:0] wd,
6                     output [31:0] rd);
7
8 wire [31:0] word_address;
9 wire hit;
10 wire [1:0] word_num, word_offset;
11 wire cache_we, dm_we, dm_re, ready;
12 wire [35:0] cache_wd, cache_rd;
13 wire [31:0] dm_wd, dm_rd_2cache;
14 wire sel_cache_din, new_valid;
15
16
17 assign word_address={2'b00,byte_address[31:2]};
18
19 assign word_num= sel_cache_din ? word_address[1:0] : word_offset;
20 assign cache_wd[31:0]=sel_cache_din ? wd : dm_rd_2cache;
21 assign cache_wd[35:32]={new_valid,word_address[9:7]};
22
23 assign rd=cache_rd[31:0];
24 assign hit = cache_rd[35] & (word_address[9:7] == cache_rd[34:32]);
25
26 cache_mem cache_mem (reset, clk, cache_we, word_address[6:0],(word_address[6:2],word_num), cache_wd, cache_rd);
27
28 data_mem data_mem (reset, clk, dm_we, dm_re, ready, word_address[9:0], wd, dm_rd_2cache, word_offset);
29
30 cache_controller cache_controller (clk, reset, we, re, ready, hit, cache_we, dm_we, dm_re, sel_cache_din, stall, new_valid);
31
32 endmodule
```

```
C:\Users\moham\Pictures\viscv_cache_arch\cache_controller.v - Sublime Text (UNREGISTERED)

1 //cache controller
2 module cache_controller (input clk, reset, cpu_we, cpu_re, ready, hit,
3                         output c_we, dm_we, dm_re, sel_cache_din, stall, new_valid);
4 reg [5:0] signals;
5 assign {c_we, dm_we, dm_re, sel_cache_din, stall, new_valid}= signals;
6
7 localparam [1:0] idel=2'b00;
8 localparam [1:0] read=2'b01;
9 localparam [1:0] write=2'b10;
10
11 reg [1:0] c_state_reg;
12 reg [1:0] n_state_reg;
13
14 always@ (negedge clk , posedge reset)
15 begin
16 if(reset)
17 c_state_reg <= idel;
18 else
19 c_state_reg <= n_state_reg;
20 end
21
22 //c_we, dm_we, dm_re, sel_cache_din, stall, new_valid
23 always@ (*)
24 begin
25 ///////////////////////////////////////////////////
26 if(reset) begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
27 else begin
28 case(c_state_reg)
29 idel:
30 begin
31 case({cpu_re,cpu_we})
32 //no read neigther write
33 2'b00: begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
34 //invalid
35 2'b11: begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
36 //read
37 2'b10: begin
38 if(hit) begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
39 else begin n_state_reg=read; signals=6'b1_0_1_0_1_1; end
40 end
41 //write
42 2'b01:begin
43 if(hit) begin n_state_reg=write; signals=6'b1_1_0_1_1_1; end
44 else begin n_state_reg=write; signals=6'b0_1_0_0_1_0; end
45 end
46 default:begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
47 endcase
48 end
49 ///////////////////////////////////////////////////
50 read:
51 begin
52 if(ready) begin
53 if(cpu_re) begin
54 if(hit) begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
55 else begin n_state_reg=read; signals=6'b1_0_1_0_1_1; end
56 end
57 else if(cpu_we) begin
58 if(hit) begin n_state_reg=write; signals=6'b1_1_0_1_1_1; end
59 else begin n_state_reg=write; signals=6'b0_1_0_0_1_0; end
60 end
61 else
62 begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
63 end
64 end
65 end
66 end
67 ///////////////////////////////////////////////////
68 write:
69 begin
70 if(hit) begin
71 if(ready) begin
72 if(cpu_re) begin
73 n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
74 else if(hit) begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
75 else begin n_state_reg=read; signals=6'b1_0_1_0_1_1; end
76 end
77 else
78 begin n_state_reg=write; signals=6'b1_1_0_1_1_1; end
79 end
80 end
81 else
82 begin
83 if(ready) begin
84 if(cpu_re) begin
85 n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
86 else if(hit) begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
87 else begin n_state_reg=read; signals=6'b1_0_1_0_1_1; end
88 end
89 else
90 begin n_state_reg=write; signals=6'b0_1_0_0_1_0; end
91 end
92 end
93 default:begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end
94 endcase
95 ///////////////////////////////////////////////////
96 end
97 end
98 end
99 end
100 endmodule
```

```

C:\Users\moham\Pictures\viscv_cache_arch\data_mem.v - Sublime Text (UNREGISTERED)
1 1 //data memory
2 module data_mem (input reset,clk, dm_we, dm_re,
3 output reg ready,
4 input [9:0] dm_addrs,
5 input [31:0] dm_wd,
6 output [31:0] dm_rd_2cache,
7 output [1:0] word_offset);
8
9 reg [2:0] cycle_num;
10 reg [31:0] RAM [0:1023]; //memory size = 4k_byte
11
12
13 //write operation
14 always@(negedge clk)
15 if (dm_we)
16 RAM[dm_addrs[9:0]] <= dm_wd;
17
18 //read operation
19 assign dm_rd_2cache = RAM[{dm_addrs[9:2],word_offset}];
20
21
22 //ready_generation
23 always@(posedge clk or posedge reset)
24 begin
25 if(reset)
26 cycle_num=0;
27 else if (dm_we || dm_re)
28 cycle_num=cycle_num+1'b1;
29 else
30 cycle_num=0;
31 end
32
33 always @(negedge clk)
34 ready= (cycle_num == 3) ;
35
36 assign word_offset= cycle_num[1:0];
37
38 endmodule

```

```

C:\Users\moham\Pictures\viscv_cache_arch\cache_mem.v - Sublime Text (UNREGISTERED)
1 1 //cache memory
2 module cache_mem (input reset, clk, cache_we,
3 input [6:0] cache_r_addrs,cache_w_addrs,
4 input [35:0] cache_wd,
5 output [35:0] cache_rd);
6
7
8 v_mem vvalied (reset, clk, cache_we, cache_r_addrs[6:2], cache_wd[35], cache_rd[35]);
9
10 tag_mem tag (clk, cache_we, cache_r_addrs[6:2], cache_wd[34:32], cache_rd[34:32]);
11
12 cache_data data (clk, cache_we, cache_r_addrs[6:0], cache_w_addrs[6:0], cache_wd[31:0], cache_rd[31:0]);
13
14
15 endmodule

```

```

C:\Users\moham\Pictures\viscv_cache_arch\cache_data.v - Sublime Text (UNREGISTERED)
1 1 //cache data
2 module cache_data (input clk, c_we,
3 input [6:0] c_r_addrs,c_w_addrs,
4 input [31:0] c_wd,
5 output [31:0] c_rd);
6
7 reg [31:0] RAM [0:127]; //memory size = 512_byte
8
9 //write operation
10 always@(negedge clk)
11 begin
12 if (c_we)
13 begin
14 RAM[c_w_addrs] <= c_wd;
15 end
16 end
17
18 //read operation
19 assign c_rd = RAM[c_r_addrs];
20
21 endmodule

```

```

C:\Users\moham\Pictures\viscv_cache_arch>tag_mem.v - Sublime Text (UNREGISTERED)
1 1 //tag memory
2 module tag_mem (input clk, t_we,
3 input [4:0] t_addrs,
4 input [2:0] t_wd,
5 output [2:0] t_rd);
6
7 reg [2:0] RAM [0:31];
8
9 //write operation
10 always@(negedge clk)
11 begin
12 if (t_we)
13 begin
14 RAM[t_addrs[4:0]] <= t_wd;
15 end
16 end
17
18 //read operation
19 assign t_rd = RAM[t_addrs[4:0]];
20
21 endmodule

```

```

C:\Users\moham\Pictures\viscv_cache_arch\v_mem.v - Sublime Text (UNREGISTERED)
1 1 //valied array
2 module v_mem (input reset, clk, v_we,
3 input [4:0] v_addrs,
4 input v_wd,
5 output v_rd);
6
7 reg [31:0] RAM;
8
9 //write operation
10 always@(negedge clk or posedge reset)
11 begin
12 if (reset)
13 RAM=0;
14 else if (v_we)
15 RAM[v_addrs] <= v_wd;
16 end
17
18 //read operation
19 assign v_rd = RAM[v_addrs];
20
21 endmodule

```

### ❖ Second Cache System Architecture Verilog Codes:

```

1 //cache system
2 module cache_system (input clk, reset, we, re,
3                     output stall,
4                     input [31:0] byte_address,
5                     input [31:0] wd,
6                     output [31:0] rd);
7
8     wire [31:0] word_address;
9     wire hit;
10    wire cache_we, dm_we, dm_re, ready, wh;
11    wire [35:0] cache_wd, cache_rd;
12    wire new_valid;
13
14    wire [127:0] d_m_data;
15
16    assign word_address={2'b00,byte_address[31:2]};
17
18    assign cache_wd[31:0]= wd ;
19    assign cache_wd[35:32]={new_valid,word_address[9:7]};
20
21    assign rd=cache_rd[31:0];
22    assign hit = cache_rd[35] & (word_address[9:7] == cache_rd[34:32]);
23
24    cache_mem cache_mem (reset, clk, cache_we, wh,word_address[6:0], word_address[6:0] , cache_wd,d_m_data, cache_rd);
25
26    data_mem data_mem (reset, clk, dm_we, dm_re, ready, word_address[9:0], wd, d_m_data);
27
28    cache_controller cache_controller (clk, reset, we, re, ready, hit, cache_we, dm_we, dm_re, stall, new_valid,wh);
29
30 endmodule

```

```
C:\Users\moham\Pictures\vscv_cache_arch2(cache_controller.v - Sublime Text (UNREGISTERED))  
v_mem.v x tag_mem.v cache_data.v cache_mem.v data_mem.v cache_controllerv.v cache_system.v  
  
1 //cache controller  
2 module cache_controller(input clk, reset, cpu_we, cpu_re, ready, hit,  
   output c_we, dm_we, dm_re, stall, new_valid, wh);  
3 reg [5:0] signals;  
4 assign {c_we, dm_we, dm_re, stall, new_valid, wh} = signals;  
5  
6 localparam[1:0]idel=2'b00;  
7 localparam[1:0]read=2'b01;  
8 localparam[1:0]write=2'b10;  
9  
10 reg [1:0] C_state_reg;  
11 reg [1:0] n_state_reg;  
12  
13 always@(negedge clk , posedge reset)  
14 begin  
15 if(reset)  
16     C_state_reg <= idel;  
17 else  
18     C_state_reg <= n_state_reg;  
19 end  
20  
21 //signals<>>>{c_we, dm_we, dm_re, stall, new_valid, wh}  
22 always@(*)  
23 begin  
24 ///////////////////////////////////////  
25 if(reset)begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
26 else begin  
27 case(C_state_reg)  
28 idel:  
29 begin  
30 case({cpu_re,cpu_we})  
31 //no read neigther write  
32 2'b00: begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
33 //invalided  
34 2'b11: begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
35 //read  
36 2'b10: begin  
37 if(hit) begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
38 else begin n_state_reg=read; signals=6'bi_0_i_1_1_0; end  
39 end  
40 //write  
41 2'b01:begin  
42 if(hit) begin n_state_reg=write; signals=6'bi_1_0_1_1_1; end  
43 else begin n_state_reg=write; signals=6'b0_1_0_1_0_0; end  
44 end  
45 default:begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
46 endcase  
47 endcase  
48 end  
49 ////////////////////////////  
50 read:  
51 begin  
52 if(ready) begin  
53 if(cpu_re) begin  
54 if(hit) begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
55 else begin n_state_reg=read; signals=6'bi_0_i_1_1_0; end  
56 end  
57 else if(cpu_we) begin  
58 if(hit) begin n_state_reg=write; signals=6'bi_1_0_1_1_1;end  
59 else begin n_state_reg=write; signals=6'b0_1_0_1_0_0; end  
60 end  
61 else  
62 begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
63 end  
64 else  
65 begin n_state_reg=read; signals=6'bi_0_i_1_1_0; end  
66 end  
67  
68 write:  
69 begin  
70 if(hit) begin  
71 if(ready) begin  
72 if(cpu_re)begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
73 else begin if(hit) begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
74 else begin n_state_reg=read; signals=6'bi_0_i_1_1_0; end  
75 end  
76 else  
77 begin n_state_reg=write; signals=6'bi_1_0_1_1_1; end  
78 end  
79  
80 else  
81 begin  
82 if(ready) begin  
83 if(cpu_re)begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
84 else begin if(hit) begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
85 else begin n_state_reg=read; signals=6'bi_0_i_1_1_0; end  
86 end  
87 else  
88 begin n_state_reg=write; signals=6'b0_1_0_1_0_0; end  
89 end  
90  
91 end  
92 default:begin n_state_reg=idel; signals=6'b0_0_0_0_0; end  
93 endcase  
94  
95  
96 end  
97 endmodule
```



```

C:\Users\moham\Pictures\viscv_cache_arch2\data_mem.v - Sublime Text (UNREGISTERED)
1 2 //data memory
3 module data_mem (input reset, clk, dm_we, dm_re,
4 output reg ready,
5 input [9:0] dm_addr,
6 input [31:0] dm_wd,
7 output [127:0] dm_rd_2cache );
8
9 reg [2:0] cycle_num;
10 reg [31:0] RAM [0:1023]; //memory size = 4K_byte
11
12 //write operation
13 always@(negedge clk)
14 if (dm_we)
15 RAM[dm_addr[9:0]] <= dm_wd;
16
17 //read operation
18 assign dm_rd_2cache = {RAM[dm_addr[9:2],2'b11], RAM[dm_addr[9:2],2'b10],
19 RAM[dm_addr[9:2],2'b01], RAM[dm_addr[9:2],2'b00]};
20
21 //ready_generation
22 always@(posedge clk or posedge reset)
23 begin
24 if(reset)
25 cycle_num=0;
26 else if (dm_we || dm_re)
27 cycle_num=cycle_num+1'b1;
28 else
29 cycle_num=0;
30 end
31
32 always @(negedge clk)
33 ready= (cycle_num == 3) ;
34
35 endmodule

```

```

C:\Users\moham\Pictures\viscv_cache_arch2\cache_mem.v - Sublime Text (UNREGISTERED)
1 2 //cache memory
3 module cache_mem (input reset, clk, cache_we, w_h,
4 input [6:0] cache_r_addr, cache_w_addr,
5 input [35:0] cache_wd, input [127:0] d_m_data,
6 output [35:0] cache_rd);
7
8 wire[127:0] d_cache_rd;
9 reg [31:0] cache;
10
11 always @(*) begin
12 case(cache_r_addr[1:0])
13 2'b00:cache=d_cache_rd[31:0];
14 2'b01:cache=d_cache_rd[63:32];
15 2'b10:cache=d_cache_rd[95:64];
16 2'b11:cache=d_cache_rd[127:96];
17 default: cache=0;
18 endcase
19 end
20 assign cache_rd[31:0]=cache;
21
22 v_mem v_mem (reset, clk, cache_we, cache_r_addr[6:2], cache_wd[35], cache_rd[35]);
23
24 tag_mem tag_mem (clk, cache_we, cache_r_addr[6:2], cache_wd[34:32], cache_rd[34:32]);
25
26 cache_data d_cache_m (clk, cache_we, w_h, cache_r_addr[6:2], cache_w_addr[6:0], d_m_data, cache_wd[31:0], d_cache_rd);
27
28 endmodule

```

```

C:\Users\moham\Pictures\viscv_cache_arch2\cache_data.v - Sublime Text (UNREGISTERED)
1 2 //cache data
3 module cache_data (input clk, c_we, w_h,
4 input [4:0] c_r_addr,
5 input [6:0] c_w_addr,
6 input [127:0] d_m_data,
7 input [31:0] cpu_data,
8 output [127:0] c_rd);
9
10 reg [127:0] RAM [0:31]; //memory size = 512_byte
11
12 //write operation
13 always@(negedge clk)
14 begin
15 if (c_we)
16 if (w_h)
17 case(c_w_addr[1:0])
18 2'b00:RAM[c_w_addr[6:2]][31:0] <=cpu_data;
19 2'b01:RAM[c_w_addr[6:2]][63:32] <=cpu_data;
20 2'b10:RAM[c_w_addr[6:2]][95:64] <=cpu_data;
21 2'b11:RAM[c_w_addr[6:2]][127:96] <=cpu_data;
22 endcase
23 else
24 RAM[c_w_addr[6:2]]<= d_m_data;
25 end
26
27 //read operation
28 assign c_rd = RAM[c_r_addr[4:0]];
29
30 endmodule

```

```

C:\Users\moham\Pictures\viscv_cache_arch2>tag_mem.v - Sublime Text (UNREGISTERED)
1 2 //tag memory
3 module tag_mem (input clk, t_we,
4 input [4:0] t_addr,
5 input [2:0] t_wd,
6 output [2:0] t_rd);
7
8 reg [2:0] RAM [0:31];
9
10 //write operation
11 always@(negedge clk)
12 begin
13 if (t_we)
14 begin
15 RAM[t_addr[4:0]] <= t_wd;
16 end
17 end
18
19 //read operation
20 assign t_rd = RAM[t_addr[4:0]];
21
22 endmodule

```

```

C:\Users\moham\Pictures\viscv_cache_arch2\v_mem.v - Sublime Text (UNREGISTERED)
1 2 //cache memory
3 module v_mem (input reset, clk, v_we,
4 input [4:0] v_addr,
5 input v_wd,
6 output v_rd);
7
8 reg [31:0] RAM;
9
10 //write operation
11 always@(negedge clk or posedge reset)
12 begin
13 if (reset)
14 RAM=0; //initalize zeros
15 else if (v_we)
16 RAM[v_addr] <= v_wd;
17 end
18
19 //read operation
20 assign v_rd = RAM[v_addr];
21
22 endmodule

```