






RISC-V Project (Phase 2) Cache Controller

Mohamed Elsayed Ali Ebrahim Saad

Group Number: (G1)
Digital IC Design (New Capital)



Contents


1.	Overview:	. 2
2.	Architecture and RTL Block Diagram:	. 3
*	First Cache System Architecture RTL Block Diagram:	. 4
*	Second Cache System Architecture RTL Block Diagram:	. 5
3.	Cache Controller FSM:	. 6
4.	Test Bench:	. 7
*	Test Bench Code:	. 7
*	Assembly Code Instructions:	. 8
*	First Cache System Architecture Test Bench Results:	.9
*	Second Cache System Architecture Test Bench Results:	11
5.	Verilog Codes:	13
*	First Cache System Architecture Verilog Codes:	13
*	Second Cache System Architecture Verilog Codes:	15


1. Overview:

Cache Controller Implementation with Write-Through Policy


In this project, we will work on implementing a simple caching system for the RISC-V processor. we will integrate the caching system with the **single-cycle implementation**. Additionally, we assume the following:

- Only data memory will be cached. The instruction memory will not be affected.
- We will have only one level of coaching.
- The main memory module is assumed to have a capacity of 4 Kbytes (word addressable using 10 bits or byte addressable using 12 bits)
- Main memory access (for reading or writing) takes 4 clock cycles.
- The data cache geometry is (512, 16, 1). This means that the total cache capacity is 512 bytes, that each cache block is 16 bytes (implying that the cache has 32 blocks in total), and that the cache uses direct mapping.
- The cache uses write-through and write-around policies for write hit and write miss handling and no write buffers exist. This implies that all SW instructions need to stall the processor.
- LW instructions will only stall the processor in case of a miss.






2. Architecture and RTL Block Diagram:




In this report there are two different micro architecture implementations for cache system. The main difference between them:

- First architecture: data transferred from the main memory to the cache memory word by word (copy a word each cycle) that's mean that the cache system needs 4 cycle to move 4 words (1 block seat) overall, when risc-v preform write operation or read and miss operation risc-v processor need 4 clock cycles.
- Second architecture: data transferred from the main memory to the cache memory 4 words (complete block seat) that's mean that cache system needs less than 4 cycle to move 4 words (1 block seat) overall, when risc-v preform write operation or read and miss operation risc-v need less than 4 clock cycles.




First Architecture



❖ First Cache System Architecture RTL Block Diagram: clk Mem_Write clk addrs[31:0] cache_system rd[31:0] instr[31:0] Mem_read r_data_mem[31:0] a_data_mem[31:0] byte_address[31:0] reset w_data_mem[31:0] stall rd[31:0] stall reset wd[31:0] cache_system cache_system cycle_num0_i O[2:0] + O[2:0] RTL_ADD > WCLK WE1 92 RA2[9:0] WA1[9:0] WD1[31:0] RTL_MUX RTL_REG_ASYNC RTL_EQ data_mem

❖ Second Cache System Architecture RTL Block Diagram: clk Mem_Write addrs[31:0] cache_system rd[31:0] instr[31:0] Mem_read r_data_mem[31:0] byte_address[31:0] pc[31:0] reset w_data_mem[31:0] rd[31:0] stall wd[31:0] cache_system RTL_MUX cache_syste RTL_MUX cache mem

3. Cache Controller FSM:



4. Test Bench:

❖ Test Bench Code:

```
//testbench module
 //soc risc_v and cache_memory_system and instructer_memory
timescale 1ns/1ps
   dule tb_RISC_V_SOC ();
reg clk,reset;
wire [31:0] instr, pc;
wire Mem_Write, Mem_read, stall;
wire [31:0] a_data_mem, w_data_mem;
wire [31:0] r_data_mem;
reg [0:250]msg;
reg [31:0]expected_read;
RISC_V risc_v (clk, reset, instr, pc, Mem_Write, Mem_read, stall, a_data_mem, w_data_mem, r_data_mem);
inst_mem i_m (pc, instr);
cache_system cache_system (clk, reset, Mem_Write, Mem_read, stall, a_data_mem, w_data_mem, r_data_mem);
    $display("
                                                                                                                                      state:");
                             time:ns Mem_Write: Mem_read: Word_address: write_data: read_data:
                                                                                                          expected_read:
    $dumpfile("risc_v.vcd");
    $dumpvars(0,tb_RISC_V_SOC);
    reset = 1;
#5; reset = 0;
    #660;
$finish;
always@(posedge clk)
  if(Mem_read)
      expected_read= a_data_mem/4;
      if(r_data_mem == a_data_mem/4)
         msg="Test Passed: read operation";
          msg="Test Failed: read operation";
  end
else if (Mem_Write)
    msg="Wirte Operation";
    expected_read=32'dx;
    msg="Other Operation";
    expected_read=32'dx;
  $display("%t\t
                                 %d\t %d\t %d\t %d\t %s", $time, Mem Write, Mem read, a data mem/4, w data mem, r data mem, expected read, msg);
  clk = 1;
 clk = 0;
```

❖ <u>Assembly Code Instructions:</u>

R	ISC-V Assembly
1	addi x1,x0,10
	addi x2,x0,11
	addi x3,x0,22
	sw x1,40(x0)
	sw x2,44(x0)
	lw x10,40(x0)
7	
8	sw x3,44(x0)
9	lw x12,44(x0)
10	addi x4,x0,128
11	addi x5,x0,129
12	addi x6,x0,130
13	addi x7,x0,131
14	addi x8,x0,260
15	sw x4,512(x0)
16	sw x5,516(x0)
17	sw x6,520(x0)
18	sw x7,524(x0)
19	lw x14,512(x0)
20	lw x15,516(x0)
21	lw x16,520(x0)
22	lw x17,524(x0)
23	sw x8,520(x0)
24	lw x16,520(x0)

1	PC	Machine Code	Basic Code	Original Code
2	0x0	00A00093	addi x1 x0 10	addi x1,x0, <mark>10</mark>
3	0x4	00B00113	addi x2 x0 11	addi x2,x0,11
4	0x8	01600193	addi x3 x0 22	addi x3,x0,22
5	0xc	02102423	sw x1 40 (x0)	write & miss
6	0x10	02202623	sw x2 44 (x0)	write & miss
7	0x14	02802503	lw x10 40 (x0)	read & miss
8	0x18	02C02583	lw x11 44 (x0)	read & hit
9	0x1c	02302623	sw x3 44 (x0)	write & hit
10	0x20	02C02603	lw x12 44 (x0)	read & hit
1	0x24	08000213	addi x4 x0 128	addi x4,x0,12
2	0x28	08100293	addi x5 x0 129	addi x5,x0,12
13	0x2c	08200313	addi x6 x0 130	addi x6,x0,13
14	0x30	08300393	addi x7 x0 131	addi x7,x0,13
15	0x34	10400413	addi x8 x0 260	addi x8,x0,26
16	0x38	20402023	sw x4 512 (x0)	
17	0x3c	20502223	sw x5 516(x0)	write & miss
18	0x40	20602423	sw x6 520 (x0)	
19	0x44	20702623	sw x7 524 (x0)	
20	0x48	20002703	lw x14 512(x0)	read & miss
21	0x4c	20402783	lw x15 516(x0)	read & hit
22	0x50	20802803	lw x16 520 (x0)	read & hit
23	0x54	20002883	lw x17 524 (x0)	read & hit
24	0x58	20802423	sw x8 520 (x0)	write & hit
5	0x5c	20802803	lw x16 520 (x0)	read & hit

First Cache System Architecture Test Bench Results: time:ns Mem_Write: Mem_read: Word address: write data: read data: expected read: state: х х Other Operation Other Operation Х X х Other Operation x X х x x Other Operation Х Wirte Operation x х Wirte Operation Wirte Operation x x Wirte Operation Х Х Wirte Operation x х Wirte Operation x х Wirte Operation Wirte Operation Х Х Test Failed: read operation Х х Test Failed: read operation Х Test Passed: read operation Test Passed: read operation Test Passed: read operation Τ x $\overline{11}$ Wirte Operation х х Wirte Operation Wirte Operation х Wirte Operation x Test Failed: read operation х x Other Operation х х x Other Operation х x Other Operation х Other Operation x x Other Operation x Wirte Operation X Х x х Wirte Operation x х Wirte Operation Wirte Operation x x Х Х Wirte Operation x х Wirte Operation x x Wirte Operation Wirte Operation Х Х Wirte Operation Wirte Operation Х Х Wirte Operation Х х Wirte Operation Х Х Wirte Operation Х Х Х Х Wirte Operation Wirte Operation Х Х Wirte Operation X х Test Passed: read operation Х Wirte Operation Wirte Operation Х Wirte Operation Х

Х

Х

Х

X

Х

Х

Х

X

Х

Х

Х

Х


Х

Wirte Operation

Other Operation


Other Operation

Test Failed: read operation



❖ Second Cache System Architecture Test Bench Results:

time:ns	Mem_Write:	Mem_read:	Word_address:	write_data:	read_data:	expected_read:	state:
0	x	x	x	x	x	x	Other Operation
10	0	0	2	x	x	x	Other Operation
20	0	0	2	x	x	x	Other Operation
30	ō	ō	5	x	x	x	Other Operation
40	1	0	10	10	X	X	Wirte Operation
50	1	0	10	10			Wirte Operation
					X 	Х	-
60	1	0	10	10	x	х	Wirte Operation
70	1	0	10	10	X	X	Wirte Operation
80	1	0	11	11	X	х	Wirte Operation
90	1	0	11	11	X	X	Wirte Operation
100	1	0	11	11	X	X	Wirte Operation
110	1	0	11	11	X	Х	Wirte Operation
120	0	1	10	x	10	10	Test Passed: read operation
130	0	1	10	x	10	10	Test Passed: read operation
140	0	1	10	x	10	10	Test Passed: read operation
150	0	1	10	x	10	10	Test Passed: read operation
160	0]	11	X	11	11	Test Passed: read operation
170	1	0	11	22	22	x	Wirte Operation
180	1	0	11	22	22	x	Wirte Operation Wirte Operation
190	1	0	11	22	22	x	Wirte Operation Wirte Operation
200	1	0	11	22	22		Wirte Operation Wirte Operation
						X	-
210	0	1	11	X	22	11	Test Failed: read operation
220	0	0	32	0	X	x	Other Operation
230	0	0	32	10	X	x	Other Operation
240	0	0	32	11	X	х	Other Operation
250	0	0	32	22	X	X	Other Operation
260	0	0	65	128	X	X	Other Operation
270	1	0	128	128	X	Х	Wirte Operation
280	1	0	128	128	X	x	Wirte Operation
290	1	0	128	128	x	x	Wirte Operation
300	1	0	128	128	x	х	Wirte Operation
310	1	0	129	129	X	Х	Wirte Operation
320	1	0	129	129	x	х	Wirte Operation
330	1	0	129	129	x	x	Wirte Operation
340	1	0	129	129	x	x	Wirte Operation
350	1	0	130	130	x	х	Wirte Operation
360	1	ō	130	130	x	x	Wirte Operation
370	1	o	130	130	x	x	Wirte Operation
380	1	ő	130	130	x	x	Wirte Operation
390	1	0	131	131	X	x	Wirte Operation
400	1	0	131	131	x	x	Wirte Operation
410	1	0	131	131	x	x	Wirte Operation
420	1	0	131	131	X	х	Wirte Operation
430	0	1	128	0	128	128	Test Passed: read operation
440	0	1	128 128	0	128 128	128 128	Test Passed: read operation Test Passed: read operation
450 460	0	1	128	0	128	128	Test Passed: read operation Test Passed: read operation
470	0	1	129	128	129	129	Test Passed: read operation
480	ō	1	130	260	130	130	Test Passed: read operation
490	0	1	131	22	131	131	Test Passed: read operation
500	1	0	130	260	260	х	Wirte Operation
510	1	0	130	260	260	x	Wirte Operation
520	1	0	130	260	260	х	Wirte Operation
530	1	0	130	260	260	X 120	Wirte Operation
540 550	0 x	1 x	130	260	260	130 x	Test Failed: read operation Other Operation
560	x	x	x x	x x	0	x	Other Operation
300	-	•	•	•	· ·	•	Solici Operation



5. Verilog Codes: First Cache System Architecture Verilog Codes: word_num= sel_cache_din ? word_address[1:0] : word_offset; cache_wd[31:0]=sel_cache_din? wd : dm_rd_2cache; cache_wd[35:32]={new_valid,word_address[9:7]}; rd=cache_rd[31:0]; hit = cache_rd[35] & (word_address[9:7] == cache_rd[34:32]); em data_mem (reset, clk, dm_we, dm_re, ready, word_address[9:0], wd, dm_rd_2cache, word_offset); am\Pictures\riscv_cache_arch1\cache_controller.v - Sublime Text (UNREGISTERED) //cache controller module cache_controller (input clk, reset, cpu_we, cpu_re, ready, hit, output c_we, dm_we, dm_re, sel_cache_din, stall, new_valid); reg [5:0] signals; assign {c_we, dm_we, dm_re, sel_cache_din, stall, new_valid}= signals; c_state_reg <= n_state_reg;</pre> case(c_state_reg) idel: //no_read_neigther_write 2'b00: begin n_state_reg_idel; signals=6'b0_0_0_1_0_0; end //invalled 2'b11: begin n_state_reg_idel; signals=6'b0_0_0_1_0_0; end if(hit) begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end else begin n_state_reg=read; signals=6'b1_0_1_0_1_; end if(hit) begin n_state_reg=write; signals=6'b1_1_0_1_1; end else begin n_state reg=write; signals=6'b0 1 0 0 1 0; end default:begin n_state_reg=idel; signals=6'b0_0_0_1_0_0; end if(hit) begin n_state_reg=idel; signals=6'b0_0_1_0_0; end else begin n_state_reg=read; signals=6'b1_0_1_0_1; end if(hit) begin n_state_reg=write; signals=6'b1_1_0_1_1_1; end else begin n_state_reg=write; signals=6'b0_1_0_0_1_0; end if(!cpu_re) begin n_state_reg_idel; signals_6'b0_0_1_0_e; end else begin if(hit) begin n_state_reg_idel; signals_6'b0_0_1_0_e; end else begin n_state_reg=read; signals_6'b1_0_1_1; end

```
v_cache_arch1\data_mem.v - Sublime Text (UNREGISTERED)
                                    //data memory
module data_mem (input reset,clk, dm_we, dm_re,
                                       reg [2:0] cycle_num;
reg [31:0] RAM [0:1023]; //memory size = 4k_byte
                                               always@(negeoge CIX)
if (dm_we)
RAM[dm_addrs[9:0]] <= dm_wd;
                                        //read opertaion
| assign dm_rd_2cache = RAM[{dm_addrs[9:2],word_offset}];
                                         //ready_generation
always@(posedge clk or posedge reset)
                                            egin
if(reset)
cycle_num=0;
else if (dm_we || dm_re)
cycle_num=cycle_num+1'b1;
else
                                                  rays @(negedge clk)
ready= (cycle_num == 3);
                                                ign word_offset= cycle_num[1:0];

    □ C:\Users\moham\Pictures\riscv_cache_arch1\cache_mem.v - Sublime Text (UNREGISTERED)

√ v mem.v

₩
                                                                                                                                                                                                                                                                                                                    × data_mem.v
                                    //cache memory
//cach
                                      v_mem valied (reset, clk, cache_we, cache_r_addrs[6:2], cache_wd[35], cache_rd[35]);
                                      tag_mem tag (clk, cache_we, cache_r_addrs[6:2], cache_wd[34:32], cache_rd[34:32]);
                                       cache_data data (clk, cache_we, cache_r_addrs[6:0], cache_w_addrs[6:0], cache_wd[31:0], cache_rd[31:0]);

    □ C:\Users\moham\Pictures\riscv_cache_arch1\cache_data.v - Sublime Text (UNREGISTERED)

                                                                              × tag_mem.v × cache_data.v
                                                                                                                                                                                                                                                                                                                                                                                                                                                            × cache_system.v
                                  //cache data
module cache_data (input clk, c.we,
input [6:0] c.r.addrs,c.w.addrs,
input [31:0] c.wd,
output [31:0] c.rd);
                                                                  RAM[c_w_addrs] <= c_wd;
                                      noham\Pictures\riscv_cache_arch1\taq_mem.v - Sublime Text (UNREGISTERED)
                     4 b
                                    reg [2:0] RAM [0:31];
                                                                  RAM[t_addrs[4:0]] <= t_wd;
                                         //read opertaion
| assign t_rd = RAM[t_addrs[4:0]];
                                      noham\Pictures\riscv_cache_arch1\v_mem.v - Sublime Text (UNREGISTERED)
₩
                    ▼
                                   //valied array
module v_mem (input reset, clk, v_we, input [4:0] v_addrs, input v_wd, output v_rd);
                                      reg [31:0] RAM;
                                                    (reset)
                                                     RAM=0;
se if (v_we)
RAM[v_addrs] <= v_wd;
```

```
Second Cache System Architecture Verilog Codes:
    //cache system
module cache_system (input clk, reset, we, re,
output stall,
input [31:0] byte_address,
input [31:0] wd,
output [31:0] rd);
                  wire [31:0] word_address;
wire hit;
wire cache_we, dm_we, dm_re, ready, wh;
wire [35:0] cache_wd, cache_rd;
wire new_valid;
                 wire [127:0] d_m_data;
                      sign word_address={2'b00,byte_address[31:2]};
                       ign cache_wd[31:0]= wd ;
ign cache_wd[35:32]={new_valid,word_address[9:7]};
                   assign rd=cache_rd[31:0];
assign hit = cache_rd[35] & (word_address[9:7] == cache_rd[34:32]);
                           mem cache_mem (reset, clk, cache_we, wh,word_address[6:0], word_address[6:0] , cache_wd,d_m_data, cache_rd);
                               data_mem (reset, clk, dm_we, dm_re, ready, word_address[9:0], wd, d_m_data);
                 //cache controller
module cache_controller (input clk, reset, cpu_we, cpu_re, ready, hit,
output c_we, dm_we, dm_re, stall, new_valid, wh);
                  reg [5:0] signals; assign {c_we, dm_we, dm_re, stall, new_valid, wh}= signals;
                  reg [1:0] c_state_reg;
reg [1:0] n_state_reg;
                  if(reset)
c_state_reg <= idel;</pre>
                  c_state_reg <= n_state_reg;
                  if(reset) begin n_state_reg=idel; signals=6'b0_0_0_0_0_0; end
                  case(c_state_reg)
idel:
                             case({cpu re,cpu we})
                                     //no_read_neigther_write
2'bee: begin n_state_reg_idel; signals=6'be_e_e_e_e; end
//invalled
2'bil: begin n_state_reg_idel; signals=6'be_e_e_e_e; end
//read
2'bile: begin
                                                             if(hit) begin n_state_reg=idel; signals=6'b0_0_0_0_0; end else begin n_state_reg=read; signals=6'b1_0_1_1_1_0; end
                                                            if(hit) begin n_state_reg=write; signals=6'b1_1_0_1_1; end else begin n_state_reg=write; signals=6'b0_1_0_1_0_0; end
                             default:begin n_state_reg=idel; signals=6'b0_0_0_0_0; end
                                                                          if(hit) begin n_state_reg=idel; signals=6'b0_0_0_0_0; end else begin n_state_reg=read; signals=6'b1_0_1_1_1_0; end
                                                                                if(hit) begin n_state_reg-write; signals=6'bl_1_0_1_1_1;end else begin n state reg-write; signals=6'b0 1 0 1 0 0; end
```

```
\moham\Pictures\riscy_cache_arch2\data_mem.v - Sublime Text (UNREGISTERED)
          if (dm_we)
| RAM[dm_addrs[9:0]] <= dm_wd;
            //read opertialson
assign dm_rd_2cache = {RAN[{dm_addrs[9:2],2'b11}}, RAN[{dm_addrs[9:2],2'b10}]},
RAN[{dm_addrs[9:2],2'b01}], RAN[{dm_addrs[9:2],2'b00}]};
              egin

if(reset)
cycle_num=0;
else if (dm_we || dm_re)
cycle_num=cycle_num+1'b1;
else
                     cycle_num=0;
             always @(negedge clk)
    ready= (cycle_num == 3);
C:\Users\moham\Pictures\riscv_cache_arch2\cache_mem.v - Sublime Text (UNREGISTERED)
          v_mem.v
           wire[127:0] d_cache_rd;
reg [31:0]cache;
             always @(') begin

case(cache _ addrs[1:0])

2'bo0 cache d_cache_rd[31:0];

2'bo1 cache d_cache_rd[63:32];

2'b10 cache.d_cache_rd[95:64];

2'b11 cache.d_cache_rd[127:96];

default: cache.do.ache_rd[127:96];
                     m t_mem (clk, cache_we, cache_r_addrs[6:2], cache_wd[34:32], cache_rd[34:32]);
                                                                                                                                                                               × cache controller.v × cache system.v
                                                                                                            × cache_mem.v
           //cache data
module cache_data (input
input
input
input
input
output
                                                           clk, c_we, w_h,
[4:0] c_r_addrs,
[6:0] c_w_addrs,
[127:0] d_m_data,
[31:0] cpu_data,
[127:0] c_rd);
            //write operation always@(negedge clk)
                          if (c_we)
if (w_h)
                                         RAM[c w addrs[6:2]]<= d m data:
                        opertaion
ssign c_rd = RAM[c_r_addrs[4:0]];
vlc
C:\Users\moham\Pictures\riscv_cache_arch2\tag_mem.v - Sublime Text (UNREGISTERED)
           reg [2:0] RAM [0:31];
              f (reset)

RAM=0; //inthilaiz ze

lse if (v_we)

RAM[v_addrs] <= v_wd;
```