






RISC-V Project (Phase 3) RISC-V (RVF) Floating-Point Extension


Mohamed Elsayed Ali Ebrahim Saad

Digital IC Design (New Capital)



Contents

1.	Overview:	. 2
2.	Architecture and RTL Block Diagram:	. 5
*	RISC-V RVF Top level Block Diagram:	5
*	Adder/Subtractor Block Diagram:	6
*	Multiplier Block Diagram:	7
*	RTL Block Diagram:	8
3.	Test-bench Results:	LO
*	FP-ALU testbench result 1	10
*	FP-ALU testbench result 2	11
*	RISC-V_RVF32 testbench result.	12
4.	Design and Testbench Verilog HDL Codes:	L4



1. Overview:

RISC-V offers three floating point extensions:

- > RVF: single-precision (32-bit): 8 exponent bits, 23 fraction bits.
- > RVD: double-precision (64-bit): 11 exponent bits, 52 fraction bits.
- > RVQ: quad-precision (128-bit): 15 exponent bits, 112 fraction bits.
- This project describes the standard instruction-set extension for a single-precision floating-point, and single-precision floating-point computational instructions compliant with the IEEE 754-2008 arithmetic standard.
- Floating Point the IEEE 754 standard defines a binary representation for floating point values using three fields.
 - The sign: determines the sign of the number (0 for positive, 1 for negative).
 - The exponent: is in biased notation. For instance, the bias is 127 for single-precision floating point numbers.
 - The significand or mantissa: used to store a fraction instead of an integer.

1	8	23
Sign	Exponent	Mantissa/Significand/Fraction

RVF: RISC-V single-precision floating-point instructions:

31	:25	24:20	19:15	14:12	11:7	6:0	
fur	funct7		rs1	funct3	rd	ор	R-Type
imm	11:0		rs1	funct3	rd	ор	I-Type S-Type
imm	11:5	rs2	rs1	funct3	imm _{4:0}	ор	
fs3 funct2		fs2	fs1	funct3	fd	ор	R4-Type
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	_

ор	funct3	funct7	rs2	Type	Instruction	Description	Operation
1000011 (67)	rm	fs3, fmt	_	R4	fmadd fd,fs1,fs2,fs3	multiply-add	fd = fs1 * fs2 + fs3
1000111 (71)	rm	fs3, fmt	_	R4	fmsub fd,fs1,fs2,fs3	multiply-subtract	fd = fs1 * fs2 - fs3
1001011 (75)	rm	fs3, fmt	_	R4	fnmsub fd,fs1,fs2,fs3	negate multiply-add	fd = -(fs1 * fs2 + fs3)
1001111 (79)	rm	fs3, fmt	_	R4	fnmadd fd,fs1,fs2,fs3	negate multiply-subtract	fd = -(fs1 * fs2 - fs3)
1010011 (83)	rm	00000, fmt	_	R	fadd fd,fs1,fs2	add	fd = fs1 + fs2
1010011 (83)	rm	00001, fmt	_	R	fsub fd,fs1,fs2	subtract	fd = fs1 - fs2
1010011 (83)	rm	00010, fmt	_	R	fmul fd,fs1,fs2	multiply	fd = fs1 * fs2
1010011 (83)	rm	00011, fmt	_	R	fdiv fd,fs1,fs2	divide	fd = fs1 / fs2
1010011 (83)	rm	01011, fmt	00000	R	fsqrt fd,fs1	square root	fd = sqrt(fs1)
1010011 (83)	000	00100, fmt	_	R	fsgnj fd,fs1,fs2	sign injection	fd = fs1, sign = sign(fs2)
1010011 (83)	001	00100, fmt	_	R	fsgnjn fd,fs1,fs2	negate sign injection	fd = fs1, $sign = -sign(fs2)$
1010011 (83)	010	00100, fmt	_	R	fsgnjx fd,fs1,fs2	xor sign injection	fd = fs1,
1010011 1021	000	00101 (6min 6d 6a1 6a0	,	sign = sign(fs2) ^ sign(fs1)
	000	00101, fmt		R	fmin fd,fs1,fs2	min	fd = min(fs1, fs2)
1010011 (83)		00101, fmt	_	R	fmax fd,fs1,fs2	max	fd = max(fs1, fs2)
	010	10100, fmt	_	R	feq rd,fs1,fs2	compare =	rd = (fs1 == fs2)
	001	10100, fmt		R	flt rd,fs1,fs2	compare <	rd = (fs1 < fs2)
	000	10100, fmt		R	fle rd,fs1,fs2	compare ≤	rd = (fs1 ≤ fs2)
1010011 (83)	001	11100, fmt	00000	R	fclass rd,fs1	classify	rd = classification of fs1
					RVF only		
0000111 (7)	010	_	-	I	flw fd, imm(rs1)		fd = [Address] _{31:0}
1 7	010	_	_	S	fsw fs2,imm(rs1)	store float	[Address] _{31:0} = fd
1010011 (83)	rm	1100000	00000		fcvt.w.s rd, fs1	convert to integer	rd = integer(fs1)
1010011 (83)	rm	1100000	00001	R	fcvt.wu.s rd, fs1	convert to unsigned integer	rd = unsigned(fs1)
1010011 (83)	rm	1101000	00000		fcvt.s.w fd, rs1	convert int to float	fd = float(rs1)
1010011 (83)	rm	1101000	00001	R	fcvt.s.wu fd, rs1	convert unsigned to float	fd = float(rs1)
1010011 (83)	000	1110000	00000	R	fmv.x.w rd, fs1	move to integer register	rd = fs1
1010011 (83)	000	1111000	00000	R	fmv.w.x fd, rs1	move to f.p. register	fd = rs1

Description for each implemented instruction:

➤ Single-Precision Load and Store Instructions:

Floating-point loads and stores use the same base+offset addressing mode as the integer base.

flw: Load a single-precision floating-point value from memory into floating-point register rd.

31	20 19 1	5 14 12 1	11 7	6 0
imm[11:0]	rs1	width	$^{\mathrm{rd}}$	opcode
12	5	3	5	7
offset[11:0]	base	W	dest	LOAD-FP

fsw: Store a single-precision value from floating-point register rs2 to memory.

31	25 24	20 19	15 14	12 11	7 6	0
imm[1	1:5]	rs2 r	rs1 wie	dth imm	[4:0] opco	ode
7		5	5	3 5	5 7	
offset[:	11:5]	src b	ase V	V offset	[4:0] STORI	E-FP

> Single-Precision Floating-Point Conversion and Move Instructions:

> All floating-point to integer and integer to floating-point conversion instructions.

	31	27	26	25 24	20	19	15	14 1	2 11	7 6	0
	funct5		fmt		rs2	rs1		rm	rd	opcode	
Γ	5		2		5	5		3	5	7	
	FCVT.int.fr	mt	S	W	[U]/L[U]	src		RM	dest	OP-FP	
	FCVT.fmt.i	int	S	W	[U]/L[U]	src		RM	dest	OP-FP	

fcvt.w.s: Convert a floating-point number in floating-point register rs1 to a signed 32-bit in integer register rd.

fcvt.wu.s: Convert a floating-point number in floating-point register rs1 to an unsigned 32-bit in integer register rd.

fcvt.s.w: Converts a 32-bit signed integer, in integer register rs1 into a floating-point number in floating-point register rd.

fcvt.s.wu: Converts a 32-bit unsigned integer, in integer register rs1 into a floating-point number in floating-point register rd.

> Floating-point to floating-point sign-injection instructions.

	31 2	27 26 25	24 20	19 15	14 12	11 7	6 0
	funct5	fmt	rs2	rs1	rm	rd	opcode
Г	5	2	5	5	3	5	7
	FSGNJ	S	src2	src1	J[N]/JX	dest	OP-FP

fsgnj.s: Produce a result that takes all bits except the sign bit from rs1.

$$f[rd] = \{f[rs2][31], f[rs1][30:0]\}$$

fsgnin.s: Produce a result that takes all bits except the sign bit is opposite of rs2's sign bit.

$$f[rd] = {\sim f[rs2][31], f[rs1][30:0]}$$

fsgnjx.s: Produce a result that takes all bits except the sign bit is XOR of sign bit of rs1 and rs2.

➤ Instructions are provided to move bit patterns between the floating-point and integer registers.

31 2	27 26 25	5 24 20	19 13	5 14 12	: 11 7	6	0
funct5	fmt	rs2	rs1	rm	$^{\mathrm{rd}}$	opcode	
5	2	5	5	3	5	7	
FMV.X.W	\mathbf{S}	0	src	000	dest	OP-FP	
FMV.W.X	S	0	src	000	dest	OP-FP	

fmv.x.w: Move the single-precision value in floating-point register rs1 represented in IEEE 754-2008 encoding to the 32 bits of integer register rd.

fmv.w.x: Move the value encoded from the lower 32 bits of integer register rs1 to the floating-point register rd.

➤ Single-Precision Floating-Point Computational Instructions:

Floating-point arithmetic instructions with one or two source operands use the R-type format.

31 2	7 26 25	24 20	19 1	5 14 12	11 7	7 6	0
funct5	fmt	rs2	rs1	rm	rd	opcode	
5	2	5	5	3	5	7	
FADD/FSUI	B S	src2	src1	RM	dest	OP-FP	
FMUL	\mathbf{S}	src2	src1	RM	dest	OP-FP	
FMIN-MAX	S	src2	src1	MIN/M	AX dest	OP-FP	

fadd.s: Perform single-precision floating-point addition.

fsub.s: Perform single-precision floating-point subtraction.

fmul.s: Perform single-precision floating-point multiplication.

fmin.s: Write the smaller of single precision data in rs1 and rs2 to rd.

fmax.s: Write the larger of single precision data in rs1 and rs2 to rd.

➤ Single-Precision Floating-Point Compare Instructions:

Performs a quiet comparison between floating-point registers rs1, rs2 and record the Boolean result in integer register rd. Only signaling Nan inputs cause an Invalid Operation exception. The result is 0 if either operand is Nan.

31	27 26 2	5 24 20	19 15	14 12	11 7	6 0
funct5	fmt	rs2	rs1	rm	rd	opcode
5	2	5	5	3	5	7
FCMP	\mathbf{S}	src2	src1	EQ/LT/	LE dest	OP-FP

feq.s: Performs a quiet equal.

flt.s: Performs a quiet less comparison.

fle.s: Performs a quiet less or equal comparison.

➤ Single-Precision Floating-Point Classify Instruction:

		27 26 25	24 20	19 15	14 12	2 11 7	6 0
ſ	funct5	fmt	rs2	rs1	$_{ m rm}$	$^{\mathrm{rd}}$	opcode
ľ	5	2	5	5	3	5	7
	FCLASS	\mathbf{S}	0	src	001	dest	OP-FP

fclass.s: Examines the value in floating-point register rs1 and writes to integer register rd a 10-bit mask that indicates the class of the floating-point number.


The corresponding bit in rd will be set if the property is true and clear otherwise and all other bits in rd are cleared. Note that exactly one bit in rd will be set.


rd bit	Meaning	
0	<i>rs1</i> is -∞.	
1	rs1 is a negative normal number.	
2	rs1 is a negative subnormal number.	
3	rs1 is -0.	
4	rs1 is +0.	
5	rs1 is a positive subnormal number.	
6	rs1 is a positive normal number.	
7	rs1 is +∞.	
8	rs1 is a signaling NaN.	
9	rs1 is a quiet NaN.	

2. Architecture and RTL Block Diagram:


❖ RISC-V RVF Top level Block Diagram:


Cache System







Multiplier Block Diagram:







❖ RTL Block Diagram:










3. Test-bench Results:

❖ FP-ALU testbench result 1.

coverage the most arithmetic cases.


```
# Loading work.tbl FP ALU
VSIM 46> run -all
# Succeded casel:the test a + (+/- zero) succeded
# Succeded case2:the test a + NAN succeded
# Succeded case3:the test a + (+/- inifity) succeded
# Succeded case4:the test b + (+/- inifity) succeded
# Succeded case5:the test (+/- inifity) + (+/- inifity) succeded
# Succeded case6: the test a expo = b expo !=0 --> (+-1.m) + (+-1.m) --> no overflow succeded
# Succeded case7:the test a expo = b expo !=0 --> (+-1.m) + (+-1.m) --> overflow succeded
# Succeded case8:the test a expo = b expo !=0 --> (+-1.m) + (-+1.m) --> (+>-) and test n/malize --> expo < shift succeded
# Succeded case9: the test a expo = b expo !=0 --> (+-1.m) + (-+1.m) --> (+>-) and test n/malize --> expo > shift succeded
# Succeded case10:the test a expo = b expo !=0 --> (+-1.m) + (-+1.m) --> (->+) and test n/malize --> expo > shift succeded
# Succeded casell: the test a expo = b expo = 0 --> (+-0.m) + (+-0.m) no overflow succeded
# Succeded case12:the test a expo = b expo = 0 --> (+-0.m) + (+-0.m) overflow succeded
# Succeded case13:the test [a expo > b expo] & [b expo= 0] & [a expo >= 23] succeded
# Succeded case14:the test [a expo > b expo] & [b expo= 0] & [a expo < 23] --> (+-1.m) + (+-0.m) overflow succeded
 Succeded case15:the test [a expo > b expo] & [b expo= 0] & [a expo < 23] --> (+-1.m) + (+-0.m) no overflow succeded
# Succeded casel6:the test [a expo > b expo] & [b expo= 0] & [a expo < 23] --> (+-1.m) + (+-0.m) no b/row succeded
 Succeded case17:the test [a_expo > b_expo] & [b expo= 0] & [a expo < 23] --> (+-1.m) + (+-0.m) b/row succeded
# Succeded case18:the test [a expo > b expo] & [b exp!o= 0] & [a expo-b expo >= 24] succeded
# Succeded case19:the test [a expo > b expo] & [b expo!= 0] & [a expo-b expo < 24] --> (+-1.m) + (+-0.m) overflow succeded
# Succeded case20:the test [a expo > b expo] & [b expo!= 0] & [a expo-b expo < 24] --> (+-1.m) + (+-0.m) no overflow succeded
# Succeded case21:the test [a expo > b expo] & [b expo!= 0] & [a expo-b expo < 24] --> (+-1.m) + (+-0.m) no b/row succeded
# Succeded case22:the test [a expo > b expo] & [b expo!= 0] & [a expo-b expo < 24] --> (+-1.m) + (+-0.m) b/row succeded
 ** Note: $stop : C:/Users/moham/Music/RISC-V FP Extension/tb1 FP ALU.v(244)
```



❖ FP-ALU testbench result 2.

Test all FP-ALU supported operations.

VSI	VSIM 180> run -all							
ŧ	Case:	Operation	Inl	In2	Result	Expected_Result	Test State:	Description:
ŧ	[Case:0]	Add	0x448c0000	0xc2f00000	=0x447a0000	[0x447a0000]	[Test Passed]:	(1120.0 + -120.0=1000.0)
ŧ	[Case:1]	Sub	0x448c0000	0xc2f00000	=0x449b0000	[0x449b0000]	[Test Passed]:	(1120.0120.0=1240.0)
ŧ	[Case:2]	Mul	0x448c0000	0xc2f00000	=0xc8034000	[0xc8034000]	[Test Passed]:	(1120.0 x -120.0=-134400.0)
ŧ	[Case:4]	Feq	0x448c0000	0xc2f00000	=0x00000000	[0x00000000]	[Test Passed]:	(1120.0 == -120.0)
ļ.	[Case:5]	Flt	0x448c0000	0xc2f00000	=0x00000000	[00000000x0]	[Test Passed]:	(1120.0 < -120.0)
ļ	[Case:6]	Fle	0x448c0000	0xc2f00000	=0x00000000	[00000000x0]	[Test Passed]:	(1120.0 <= -120.0)
ŧ	[Case:7]	Fmin	0x448c0000	0xc2f00000	=0xc2f00000	[0xc2f00000]	[Test Passed]:	Min(1120.0 , -120.0)
ŧ	[Case:8]	Fmax	0x448c0000	0xc2f00000	=0x448c0000	[0x448c0000]	[Test Passed]:	Max(1120.0 , -120.0)
ŧ	[Case:9]	Fclass	0x448c0000	0xc2f00000	=0x00000040	[0x00000040]	[Test Passed]:	Fclass(1120.0)= res[6]=1: +ve normal
ŧ	[Case:10]	Fagnj	0x448c0000	0xc2f00000	=0xc48c0000	[0xc48c0000]	[Test Passed]:	(-1120.0)
ŧ	[Case:11]	Fsgnjn	0x448c0000	0xc2f00000	=0x448c0000	[0x448c0000]	[Test Passed]:	(1120.0)
ŧ	[Case:12]	Fsgnjx	0x448c0000	0xc2f00000	=0xc48c0000	[0xc48c0000]	[Test Passed]:	(-1120.0)
ŧ	[Case:13.1]	Fcvt.w.s	0xc2c8cccd	0xc2f00000	=0xffffff9c	[0xfffffff9c]	[Test Passed]:	(Cvt folat(-100.4) to S_integer(-100))
ŧ	[Case:14.1]	Fcvt.s,w	0xffffff9c	0xc2f00000	=0xc2c80000	[0xc2c80000]	[Test Passed]:	(Cvt S_integer(-100) to float(-100.0))
ŧ	[Case:13.2]	Fcvt.wu.s	0xc2c8cccd	0xc2f00000	=0x00000064	[0x00000064]	[Test Passed]:	(Cvt folat(-100.4) to U_integer(100))
ŧ	[Case:14.2]	Fcvt.s,wu	0xffffff9c	0xc2f00000	=0x4f800000	[0x4f800000]	[Test Passed]:	(Cvt U_integer(-100 => (4294967196)) to float(4.2949673E9))
ŧ	# ** Note: \$stop : C:/Users/moham/Music/RISC-V_FP_Extension/tb2_FP_ALU.v(174)							



❖ RISC-V RVF32 testbench result.

Test entire RISC-V_RVF32 with cache memory system.

<u>Assembly Code Instructions:</u>

RISC-V Assembly

1	(12C-A MasellintA
	T18100 - 1710 - T181 - T1810 - T18107
1	addi x1,x0,1120
2	addi x2,x0,-120
3	fcvt.s.w f1,x1
4	fcvt.s.w f2,x2
5	fadd.s f3,f1,f2
6	fsub.s f4,f1,f2
7	fmul.s f5,f1,f2
8	feq.s x6,f1,f2
9	flt.s x7,f1,f2
10	fle.s x8,f1,f2
11	fmin.s f9,f1,f2
12	fmax.s f10,f1,f2
13	fclass.s x11,f1
14	fsgnj.s f12,f1,f2
15	fsgnjn.s f13,f1,f2
16	fsgnjx.s f14,f1,f2
17	fcvt.w.s x15,f1
18	fmv.w.x f16,x15
19	fmv.x.w x16.f16
20	fsw f14,4(x0)
21	flw f15,4(x0)


PC	Machine Code	Assembly Code	Instruction Result
0x0	0x46000093	addi x1,x0, 1120	x1=0x00000460
0x4	0xF8800113	addi x2,x0,-120	x2=0xFFFFFF88
0x8	0xD00080D3	fcvt.s.w f1,x1	f1=0x448C0000
0xc	0xD0010153	fcvt.s.w f2,x2	f2=0xC2F00000
0x10	0x002081D3	fadd.s f3,f1,f2	f3=0x447a0000
0x14	0x08208253	fsub.s f4,f1,f2	f4=0x449b0000
0x18	0x102082D3	fmul.s f5,f1,f2	f5=0xc8034000
0x1c	0xA020A353	feq.s x6,f1,f2	x6=0x000000000
0x20	0xA02093D3	flt.s x7,f1,f2	x7 = 0x000000000
0x24	0xA0208453	fle.s x8,f1,f2	x8=0x000000000
0x28	0x282084D3	fmin.s f9,f1,f2	f9=0xC2F00000
0x2c	0x28209553	fmax.s f10,f1,f2	f10=0x448C0000
0x30	0xE00095D3	fclass.s x11,f1	x11=0x00000040
0x34	0x20208653	fsgnj.s f12,f1,f2	f12=0xc48c0000
0x38	0x202096D3	fsgnjn.s f13,f1,f2	f13=0x448c0000
0x3c	0x2020A753	fsgnjx.s f14,f1,f2	f14=0xc48c0000
0x40	0xC00087D3	fcvt.w.s x15,f1	x15=0x00000460
0x44	0xF0078853	fmv.w.x f16,x15	f16=0x00000460
0x48	0xE0080853	fmv.x.w x16,f16	x16=0x00000460
0x4c	0x00E02227	fsw f14, 4(x0)	mem[4] = 0xc48c0000
0x50	0x00402787	flw $f15, 4(x0)$	f15=0xc48c0000
0x54	0x00000063	end:beq x0,x0,end	infinity loop

4 XXXXXXXX 3 XXXXXXXX 2 ffffff88 1 00000460 0 XXXXXXX

22 end:beq x0,x0,end

FP-Reg_File			
18	xxxxxxxx		
17	xxxxxxx		
16	00000460		
15	c48c0000		
14	c48c0000		
13	448c0000		
12	c48c0000		
11	XXXXXXXX		
10	448c0000		
9	c2f00000		
8	XXXXXXXX		
7	XXXXXXXX		
6	XXXXXXXX		
5	c8034000		
4	449b0000		
3	447a0000		
2	c2f00000		
1	448c0000		
0	XXXXXXXX		

Expected regis	ster files content.
Integer Reg File	Floating.P Reg File
x1=0x00000460	f1=0x448C0000
x2=0xFFFFFF88	f2=0xC2F00000
x6=0x00000000	f3=0x447a0000
x7=0x00000000	f4=0x449b0000
x8=0x000000000	f5=0xc8034000
x11=0x00000040	f9=0xC2F00000
x15=0x00000460	f10=0x448C0000
x16=0x00000460	f12=0xc48c0000
	f13=0x448c0000
	f14=0xc48c0000
	f15=0xc48c0000
	f16=0x00000460



4. <u>Design and Testbench Verilog HDL Codes:</u>

All files are in a (RISC-V_RVF32) folder.

Testbench files:

tb RISC V SOC.v: //Test entire RISC-V RVF32 with cache memory system.


tb1_FP_ALU.v: //FP_ALU testbench module_1 that coverage the most arithmetic cases.

tb2_FP_ALU.v: //FP_ALU testbench module_2 that Test all FP_Alu supported operations.


Design files:

RISC_V_SOC.v: // Top module, that integrate RISC-V_RVF32 and D_memory and I_memory.

RISC-V.v: //Top module of single cycle RISC-V_RVF32, contain control_path & data_path & Floating-point unit.



Floating-Point Unit:



Cache memory system Unit:

