





Digital IC Design Mohamed Elsayed Ali Ebrahim Saad

Single-Cycle RISC-V Processor



Contents

1. Overview	2
❖ Instruction Formats	2
❖ Instruction Set	2
❖ Immediate Encoding Style	2
❖ Block Diagram	3
2. RTL Block Diagram	4
3. Test Bench Results:	6
First Test Case Assembly code and its output	6
Second Test Case Assembly code and its output	9
4. Verilog Codes:	12

1. Overview

Instruction Formats

7 bits	5 bits 5 bits 3 bits		5 bits	7 bits	
funct7	rs2	rs1	funct3	funct3 rd	
imm _{11:0}		rs1	funct3	rd	op
imm _{11:5} rs2		rs1	funct3	imm _{4:0}	op
imm _{12,10:5} rs2		rs1	funct3	imm _{4:1,11}	op
	imm ₃	rd	op		
im	m _{20,10:1}	rd	op		
	20 bi	5 bits	7 bits		

R-Type I-Type S-Type B-Type U-Type J-Type

❖ Instruction Set


op	funct3	funct7	Type	Instruction		Description	Operation
0000011 (3)	010	-	I	lw rd,	imm(rs1)	load word	rd = [Address] _{31:0}
0010011 (19)	000	_	I	addi rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000	I	slli rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	-	I	slti rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	100	-	I	xori rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000	I	srli rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	110	_	I	ori rd,	rs1, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	-	I	andi rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0100011 (35)	010	-	S	sw rs2	, imm(rs1)	store word	[Address] _{31:0} = rs2
0110011 (51)	000	0000000	R	add rd,	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub rd,	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	sll rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	0000000	R	slt rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl rd,	rs1, rs2	shift right logical	rd = rs1 >> rs2 _{4:0}
0110011 (51)	110	0000000	R	or rd,	rs1, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and rd,	rs1, rs2	and	rd = rs1 & rs2
1100011 (99)	000	-	В	beq rs1	, rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	_	В		, rs2, label		if (rs1 ≠ rs2) PC = BTA
(/	000	-	I	jalr rd,		jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	-	-	J	jal rd,	label	jump and link	PC = JTA, $rd = PC + 4$


Immediate Encoding Style


ImmSrc	ImmExt	Type	Description
00	{{20{Instr[31]}}}, Instr[31:20]}	I	12-bit signed immediate
01	{{20{Instr[31]}}, Instr[31:25], Instr[11:7]}	S	12-bit signed immediate
10	{{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0}	В	13-bit signed immediate
11	{{12{Instr[31]}}, Instr[19:12], Instr[20], Instr[30:21], 1'b0}	J	21-bit signed immediate


❖ Block Diagram res_rd _{2:0} Mem_Write Alu_control_{2:0} Pc_jalr Control unit Alu_src2 Imm_sle_{2:0} A2 Register RD Address Data 24:20 ALU Instruction 11:7 File Memory 32x32 Memory PCSrc PC_jalr Contro ResultSrc MemWrite op ALUControl_{2:0} 14:12 funct3 ALUSrc funct75 ImmSrc_{1:0} Zero CĻK A1 0 PCNext P RD1 Zero RD ReadData ALUResult RD Instruction Memory **A2** RD2 Data Memory WD3 Register File WriteData WD PCTarget Extend Result funct3 Zero-ResultSrc1:0 Main MemWrite ALUSTO op_{6:0} ImmSrc_{1:0} RegWrite ALUOp1:0 funct3_{2:0} ALUControl_{2:0} Decode funct75


2. RTL Block Diagram



















3. Test Bench Results:


First Test Case Assembly code and its output

R	ISC-V Assembly
1	addi x1,x0,10
2	addi x2,x0,20
3	add x3,x2,x1
4	sub x4,x2,x1
5	slt x5,x1,x2
6	and x6,x1,x0
7	or x7,x1,x0
8	slli x8,x1,1
9	srli x9,x1,1
10	sw x1,4(x0)
11	lw x10,4(x0)
12	beq x1,x2,branch
13	bne x1,x2,branch
14	addi x1,x0,1
15	branch:jalr x11,x0,jr
16	addi x1,x0,1
17	jr: jal x12,end
18	addi x1,x0,1
19	end:beq x0,x0,end

#Address	Machine Cod	e R	ISC-V Assembly
0x0	0x00A00093		addi x1,x0,10
0x4	0x01400113		addi x2,x0,20
0x8	0x001101B3		add $x3, x2, x1$
0xc	0x40110233		sub $x4, x2, x1$
0x10	0x0020A2B3		slt x5,x1,x2
0x14	0x0000F333		and $x6, x1, x0$
0x18	0x0000E3B3		or $x7, x1, x0$
0x1c	0x00109413		slli x8,x1,1
0x20	0x0010D493		srli x9,x1,1
0x24	0x00102223		sw x1,4(x0)
0x28	0x00402503		lw x10,4(x0)
0x2c	0x00208663		beq x1,x2,branch
0x30	0x00209463		bne x1,x2,branch
0x34	0x00100093		addi x1,x0,1
0x38	0x040005E7	branch:	jalr x11,x0,jr
0x3c	0x00100093		addi $x1, x0, 1$
0x40	0x0080066F	jr:	jal x12,end
0x44	0x00100093		addi x1,x0,1
0x48	0x00000063	end:	beq x0,x0,end








120 ns

Cursor 1


152.931 ns


130 ns



Second Test Case Assembly code and its output


#	RISC-V A	ssembly	Description	Address	Machine Code
main:	addi x2,	x0, 5	# x2 = 5	0	00500113
	addi x3,	x0, 12	# x3 = 12	4	00C00193
	addi x7,	x3, -9	# x7 = (12 - 9) = 3	8	FF718393
	or $x4,$	x7, x2	# x4 = (3 OR 5) = 7	C	0023E233
	and $x5$,	x3, x4	# x5 = (12 AND 7) = 4	10	0041F2B3
	add x5,	x5, x4	# x5 = (4 + 7) = 11	14	004282B3
	beq $x5$,	x7, end	<pre># shouldn't be taken</pre>	18	02728863
	slt x4,	x3, x4	# x4 = (12 < 7) = 0	1C	0041A233
	beq x4,	x0, around	# should be taken	20	00020463
	addi x5,	x0, 0	# shouldn't happen	24	00000293
around:	slt x4,	x7, x2	# x4 = (3 < 5) = 1	28	0023A233
	add $x7$,	x4, x5	# x7 = (1 + 11) = 12	2C	005203B3
	sub x7,	x7, x2	# x7 = (12 - 5) = 7	30	402383B3
	sw $x7$,	84 (x3)	# [96] = 7	34	0471AA23
	lw x2,	96 (x0)	# x2 = [96] = 7	38	06002103
	add x9,	x2, x5	# x9 = (7 + 11) = 18	3C	005104B3
	jal x3,	end	# jump to end, $x3 = 0x44$	40	008001EF
	addi x2,	x0, 1	# shouldn't happen	44	00100113
end:	add x2,	x2, x9	# x2 = (7 + 18) = 25	48	00910133
	sw x2,	0x20(x3)	# mem[100] = 25	4C	0221A023
done:	beq x2,	x2, done	<pre># infinite loop</pre>	50	00210063






Radix

Word Address: decimal data: decimal





4. Verilog Codes:

```
//testbench module
//soc risc_v and data_memory and instructer_memory
'timescale Ins/lps

module tb_RISC_V_SOC ();

//*********
//reg clk,reset;
//RISC_V SOC dff(clk,reset);
//******

//reg clk,reset;
//reset;
//re
```

```
//soc risc_v and data_memory and instructer_memory
//integration module
module RISC_V_SOC (input clk,reset);

wire [31:0] instr, pc;
wire Mem Write;
wire [31:0] a_data_mem, w_data_mem;
wire [31:0] r_data_mem;

Wire [31:0] r_data_mem;

RISC_V risc_v (clk, reset, instr, pc, Mem_Write, a_data_mem, w_data_mem, r_data_mem);
inst_mem i_m (pc, instr);
data_mem d_m (clk, Mem_Write, a_data_mem, w_data_mem);
endmodule
```

```
//main_controller
                                              [6:0] op,
input [2:0] funct3,
input funct7_b5,
module control_path (input
                                                         Zero,
                                  output [2:0] alu_control,
                                             output [1:0] ext_imm_sel,
output Mem_Write,Reg_Write,
output [1:0] res_rd,
output alu_src2, pc_jalr, pc_src);
wire [1:0] ALUOp;
wire pc_jal, branch, beq, bne; assign beq=~funct3[0]; assign bne= funct3[0];
assign pc_src = pc_jal | pc_jalr | (branch & (beq & Zero| bne & ~Zero));
main_decoder m1 (op, ALUOp, ext_imm_sel, Mem_Write, Reg_Write,
                                       res_rd, alu_src2, pc_jalr, pc_jal, branch);
alu_decoder m2 (op[5], funct3, funct7_b5, ALUOp, alu_control);
endmodule
//main decoder
 module main decoder(input
                                  [6:0] op,
                 output [1:0] ALUOp,
                 output [1:0] ext_imm_sel,
                 output Mem_Write, Reg_Write,
                 output [1:0] res_rd,
                 output alu_src2,pc_jalr,pc_jal,branch);
   reg [11:0] signals;
   assign {ALUOp,ext_imm_sel,Mem_Write,Reg_Write,res_rd,alu_src2,pc_jalr,pc_jal,branch} = signals;
   always@(*)
     case(op)
 //ALUOp, ext_imm_sel, Mem_Write, Reg_Write ,res_rd, alu_src2, pc_jalr, pc_jal, branch
    7'd51 :signals = 12'b_10_xx_0_1_00_0_0_0; //R-TYPE
    7'd19 :signals = 12'b_10_00_0_1_00_1_0_0; //I-TYPE(ALU)
7'd3 :signals = 12'b_00_00_0_1_01_1_0_0; //I-TYPE(LW)
7'd103 :signals = 12'b_00_00_0_1_10_1_1_0_0; //I-TYPE(JALR)
    7'd35 :signals = 12'b_00_01_1_0_00_1_0_0; //S-TYPE(SW)
    7'd99 :signals = 12'b_01_10_0_0_00_0_0_1; //B-TYPE(BEQ,BNE)
    7'd111 :signals = 12'b_00_11_0_1_10_0_0_1_0; //J-TYPE(JAL)
    default:signals = 12'b_xx_xx_x_x_x_x_x_x_x; // non-implemented instruction
endmodule
        //B-TYPE(BEO, BNE)
         'b01:alu_control = 3'd1; // subtraction
     //R-TYPE(ALL), I-TYPE(ALU)
//OP = 51(0110011) ,19(0010011)
2'b10: case(funct3)
                               if (op_b5 & funct7_b5)
   alu_control = 3'd1;
                     3'b000:
                           alu_control = 3'd2;
alu_control = 3'd3;
alu_control = 3'd4;
alu_control = 3'd6;
alu_control = 3'd7;
alu_control = 3'd5;
alu_control = 3'bxxx;
                                                     // and, andi
// or, ori
// xor, xori
// sll, sll;
// srl, srli
// slt, slti
// ???
               3'b111:
3'b110:
3'b100:
3'b001:
               3'b101:
3'b010:
             default:
     default:alu_control = 3'bxxx; // ???
 endcase
endmodule
```

```
//data_path
module data_path
                          output [31:0] pc,
input [31:7]instr,
output [31:0]w_data_mem,a_data_mem,
input [31:0]r_data_mem,
output Zero,
                                  [1:0] ext_imm_sel,
                                  Reg_Write,
[1:0] res_rd,
alu_src2, pc_jalr, pc_src);
wire[31:0] pc_next,pc_plus4,pc_target_addr,pc_sr1,imm_ext,wd3,rd1, rd2,alu_b,alu_result;
assign w_data_mem=rd2;
assign a_data_mem=alu_result;
//program counter
pc_flip u1_ff1 (clk, reset, pc_next, pc);
mux2 u3_m1 (pc_plus4, pc_target_addr, pc_src, pc_next);
adder u2_add1 (pc,32'd4,pc_plus4);
adder u4_add2 (pc_sr1,imm_ext ,pc_target_addr);
mux2 u5_m2 (pc,rd1 , pc_jalr, pc_sr1);
imm_extend u6_imm1 (instr[31:7],ext_imm_sel, imm_ext);
//reg_file
reg_file u7_regf1(clk,Reg_Write, instr[19:15], instr[24:20],instr[11:7], wd3,rd1, rd2);
mux2 u8_m3 (rd2,imm_ext ,alu_src2, alu_b);
alu u9_alu1 (alu_control,rd1,alu_b,alu_result, Zero);
mux4 u10_m4(alu_result,r_data_mem,pc_plus4, ,res_rd,wd3);
//asyn reset flip flop
module pc_flip #(parameter WIDTH = 32)
             (input clk, reset,
             input [WIDTH-1:0] d,
             output reg [WIDTH-1:0] q);
 always@(posedge clk, posedge reset)
 begin
   if (reset) q <= 0;
   else
            q <= d;
 end
endmodule
//register file
//three ported
//async two ports for read [a1/rd1
                                                                   a2/rd2]
//sync one port for write [a3,wd3,we3]
//if read address==0
                                     >> output=0
module reg_file (input
                                         clk,we3,
                             input
                                           [4:0] a1, a2, a3,
                                          [31:0] wd3,
[31:0] rd1, rd2);
                             input
                             output
reg [31:0] reg_f [31:0];
//write operation
   always@(posedge clk)
       if (we3) reg_f[a3] <= wd3;</pre>
//read operation
   //if read address == 0 then rd=0
endmodule
```

```
output zero);
   wire signed [31:0] b_invb, sum;
assign b_invb = alu_control[0] ? ~b : b;
assign sum = a + b_invb + alu_control[0];
       alu_control[0]=0 in add ,alu_control[0]=1 in sub
   always@(*)
   begin
      case (alu_control)
         3'd0:
                   result = sum;
                                                           // add
                   result
                             = sum;
= a & b;
                                                               subtract
         3'd2:
                   result
                                                               and
                                a | b;
a ^ b;
         3'd3:
                   result
                                                              or
         3'd4:
                   result
                                                           // xor
                                {31'd0,sum[31]};
                   result =
                                                           // slt
                  result = a \ll b[4:0];
                                                           // sll
                   result = a >> b[4:0];
         default: result = 32'bx;
      endcase
   end
   assign zero = ~ (| result);
endmodule
//immediat sign extend unit
module imm_extend(input [31:7] instr,
             input [1:0] imm_ext_cont,
             output reg [31:0] imm_ext);
 always@(*)
 begin
   case(imm_ext_cont)
    2'd0: imm_ext = {{20{instr[31]}}, instr[31:20]}; // I-type
    2'd1: imm_ext = {{20{instr[31]}}, instr[31:25], instr[11:7]}; // S-type (sw)
    2'd2: imm_ext = {{19{instr[31]}}, instr[31],instr[7], instr[30:25], instr[11:8], 1'b0}; // B-type (beq,bne)
    2'd3: imm_ext = {{11{instr[31]}}, instr[31],instr[19:12], instr[20], instr[30:21], 1'b0}; // J-type (jal)
  default:imm_ext = 32'bx;
  endcase
  end
endmodule
//32bit_hlaf adder
module adder(input
                          [31:0] a, b,
                 output [31:0] y);
assign y = a + b;
endmodule
//2x1 mux
nodule mux2 #(parameter WIDTH = 32)
                   [WIDTH-1:0] d0, d1,
                     s.
             output [WIDTH-1:0] y);
 assign y = s ? d1 : d0;
```

endmodule