Mohamed_Hatem_Abdelmenem_FIFO.sv

Verification plan:

- 1- inlization the fifo
- 2- Randmize the input and pass it to obj in transaction class
- 3-check data function and sample function
- 4 cereat refrence task

5-count will increment when data is correct and decrement when data is not correct

6- stop when test_finished =1

List of Bugs in RTL

- 1- Underflow is combinational
- 2- Almost full is (FIFODEPTH -2)
- 3- In Reset Operation
- 4- Cases of counter if rd_rn & er_en are both active & fifo is full so the priority will be for read operation is not covered
- 5- Cases of counter if rd_rn & er_en are both active & fifo is full so the priority will be for write operation is not covered

RTL after fixed bugs:

```
module fifo(FIFO_if.DUT if_obj);

// declaration of max. FIFO address
localparam max_fifo_addr = $clog2(if_obj.FIFO_DEPTH);

// declaration of Memory (FIFO)
reg [if_obj.FIFO_MIDTH_1:0] mem [if_obj.FIFO_DEPTH-1:0];

// beclaration of read & write pointers
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr-1:0] count; // extra bit to distinguish between full & empty flags & it represents the fill level of the FIFO

// always block specialized for writing operation
always @(posedge if_obj.ck or negedge if_obj.rst_n) begin

if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if (if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if (if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if (if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if (if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else bogin

if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else bogin

if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
else if_obj.wr_ack <= 0; // reset the
```

```
if_obj.underflow <= 0;</pre>
        if_obj.data_out <= 0;
   else if (if_obj.rd_en && count != 0) begin
       if_obj.data_out <= mem[rd_ptr];</pre>
       rd_ptr <= rd_ptr + 1;
        if(if_obj.empty && if_obj.rd_en)
           if_obj.underflow <= 1;</pre>
           if_obj.underflow <= 0;</pre>
always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
   if (!if_obj.rst_n) begin
       count <= 0;
       if (({if_obj.wr_en, if_obj.rd_en} == 2'b10) && !if_obj.full)
           count <= count + 1;
       else if ( ({if_obj.wr_en, if_obj.rd_en} == 2'b01) && !if_obj.empty)
        else if (({if_obj.wr_en, if_obj.rd_en} == 2'b11) && if_obj.full)
           count <= count - 1;
       else if (({if_obj.wr_en, if_obj.rd_en} == 2'b11) && if_obj.empty)
           count <= count + 1;</pre>
```

```
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (!if_obj.empty && if_obj.rd_en && !if_obj.wr_en) |=> (count == $past(count) - 4'b0001);
decrement_assertion : assert property(p5);
decrement_cover : cover property(p5);
decrement_cover : cover proper
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (count == if_obj.FIFO_DEPTH) |-> if_obj.full;
full_assertion : assert property(
full_cover : cover property(p6);
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (count == 0) |-> if_obj.empty;
empty_assertion : assert property
empty_cover : cover property(p7);
                                       y(p7);
empty_cover : cover proper
property p8;
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (count == if_obj.FIFO_DEPTH-1) |-> if_obj.almostfull ;
almostfull_assertion : assert property(
almostfull_cover : cover property(p8);
almostfull_cover : cover prope
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (count == 1) |-> if_obj.almostempty;
almostempty_assertion : assert property(p9);
almostempty_cover : cover property(p9);
endmodule
```

Interface:

```
interface FIFO_if (input bit clk);

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;

logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input clk, data_in, rst_n, wr_en, rd_en, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

modport TEST (input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow, output data_in, rst_n, wr_en, rd_en);

modport MONITOR (input clk, data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
endinterface
```

Packages:

Transaction package:

```
package FIFO_transaction_pkg ;
class FIFO_transaction;
parameter FIFO_WIDTH = 16 ;
parameter FIFO_DEPTH = 8;
rand bit [FIFO_WIDTH-1:0] data_in;
rand bit rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
int WR_EN_ON_DIST = 70;
int RD_EN_ON_DIST = 30 ;
constraint c_reset { rst_n dist{ 0:/2 , 1:/98 }; }
constraint c_write { wr_en dist { 0:/(100-WR_EN_ON_DIST) , 1:/(WR_EN_ON_DIST) }; }
constraint c_read { rd_en dist { 0:/(100-RD_EN_ON_DIST) , 1:/(RD_EN_ON_DIST) }; }
constraint write_only { rst_n == 1; wr_en == 1; rd_en == 0; }
constraint read_only { rst_n == 1; wr_en == 0; rd_en == 1; }
endclass
endpackage
```

Coverage package:

```
package FIFO_coverage;

import FIFO_transaction pkg ::*;

Dass FIFO_coverage;

FIFO_transaction F_cvg_txn ;

[unction void sample_data (input FIFO_transaction F_txn );

F_cvg_txn = F_txn ;

cg.sample();

endfunction

covergroup cg ;

wm_en_cp : coverpoint F_cvg_txn.wm_en;

rd_en_cp : coverpoint F_cvg_txn.wm_en;

rd_en_cp : coverpoint F_cvg_txn.wm_en;

rd_en_cp : coverpoint F_cvg_txn.wm_ack;

full_cp : coverpoint F_cvg_txn.alustuall;

almostempty_cp : coverpoint F_cvg_txn.alustuall;

almostempty_cp : coverpoint F_cvg_txn.alustempty;

overflow_cp : coverpoint F_cvg_txn.alustempty;

overflow_cp : coverpoint F_cvg_txn.underflow;

underflow_cp : coverpoint F_cvg_txn.underflow;

underflow_cp : coverpoint F_cvg_txn.underflow;

underflow_cp : coverpoint F_cvg_txn.underflow;

ignore_bins wmite_active_with_wm_ack = | binsof(wm_en_cp) intersect (1) && binsof(wm_ack_cp) intersect (1) && bin
```

```
function new();
    cg = new ;
    F_cvg_txn = new;
endfunction

endclass
endpackage
```

Scoreboard package:

```
package FIFO_scoreboard_pkg ;

import FIFO_transaction_pkg ::*;

import shared_pkg::*;

class FIFO_scoreboard ;

parameter FIFO_MIDTH = 16 ;
parameter FIFO_MIDTH = 16 ;
parameter FIFO_MIDTH = 18 ;

bit [FIFO_MIDTH-1: 0] data_out_ref;
bit wn_ack_ref, overflow_ref;
bit full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
int counter;

bit [FIFO_MIDTH-1:0] queue[$];
FIFO_transaction obj = new();

function void comb_flags ();

function void comb_flags ();

full_ref = (counter == FIFO_DEPTH-)? 1: 0;
almostfull_ref = (counter == FIFO_DEPTH-)? 1: 0;
almostempty_ref = (counter == 1)? 1: 0;
endfunction

function void check_data(input FIFO_transaction obj);
logic [o:0] flags_ref , flags_dut;

reference_model(obj);

flags_ref = (wn_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref);

flags_gut = (obj.wr_ack, obj.overflow, obj.full, obj.empty, obj.almostfull, obj.almostempty, obj.underflow);
```

Shared package:

```
package shared_pkg;
bit test_finished;
int error_count, correct_count;
endpackage
```

Monitor:

```
import shared pkg ::*;
import FIFO transaction pkg ::*;
import FIFO_coverage_pkg ::*;
import FIFO_scoreboard_pkg ::*;
module FIFO monitor (FIFO if.MONITOR if obj);
FIFO_transaction obj_trans ;
FIFO_scoreboard obj_score;
FIFO_coverage obj_cov;
initial begin
   obj_trans = new();
   obj_score = new();
   obj_cov = new();
    @(negedge if_obj.clk);
    obj_trans.data_in = if_obj.data_in ;
    obj_trans.rst_n = if_obj.rst_n;
    obj_trans.wr_en = if_obj.wr_en ;
    obj_trans.rd_en = if_obj.rd_en ;
    obj_trans.data_out = if_obj.data_out;
    obj trans.wr ack = if obj.wr ack;
    obj_trans.overflow = if_obj.overflow;
    obj trans.full = if obj.full;
    obj_trans.empty = if_obj.empty;
    obj_trans.almostfull = if_obj.almostfull;
```

TB:

```
verification diploma > fifo > = tb.sv
  import shared_pkg ::*;
  import FIFO_transaction_pkg ::*;
  module FIFO_tb(FIFO_if.TEST if_obj);
  FIFO_transaction obj_test ;
  localparam MIXED_TESTS = 9933;
  localparam WRITE TESTS = 40;
  localparam READ_TESTS = 25;
  initial begin
      obj_test = new();
  if_obj.rst_n = 0;
  repeat(2) @(negedge if_obj.clk);
  if_obj.rst_n = 1;
  obj_test.constraint_mode(0);
  obj_test.write_only.constraint_mode(1);
  repeat(WRITE_TESTS) begin
       assert(obj_test.randomize());
       if_obj.rst_n = obj_test.rst_n;
       if_obj.rd_en = obj_test.rd_en ;
       if_obj.wr_en = obj_test.wr_en ;
      if_obj.data_in = obj_test.data_in ;
      @(negedge if_obj.clk);
  obj_test.constraint_mode(0);
  obj_test.read_only.constraint_mode(1);
  obj_test.data_in.rand_mode(0);
  repeat(READ_TESTS) begin
       assert(obj_test.randomize());
```

```
repeat(WRITE_TESTS) begin
         if_obj.wr_en = obj_test.wr_en ;
         if_obj.data_in = obj_test.data_in ;
         @(negedge if_obj.clk);
     obj test.constraint mode(0);
     obj_test.read_only.constraint_mode(1);
     obj test.data in.rand mode(0);
     repeat(READ_TESTS) begin
         assert(obj_test.randomize());
         if_obj.rst n = obj test.rst n;
         if obj.rd en = obj test.rd en ;
         if_obj.wr_en = obj_test.wr_en ;
         if_obj.data_in = obj_test.data_in ;
         @(negedge if_obj.clk);
     obj test.data in.rand mode(1);
     obj_test.read_only.constraint_mode(0);
     obj_test.write_only.constraint_mode(0);
     repeat(MIXED_TESTS) begin
         assert(obj test.randomize());
         if obj.rst n = obj test.rst n;
         if_obj.rd_en = obj_test.rd_en ;
         if_obj.wr_en = obj_test.wr_en;
         if obj.data in = obj test.data in ;
         @(negedge if obj.clk);
     test_finished = 1;
60
     endmodule
```

TOP:

```
D: > verification diploma > fifo > ≡ top.sv
       module TOP;
       bit clk;
       initial begin
           clk = 0;
           forever begin
               #25;
                clk = \sim clk;
       end
 11
 12
       FIF0_if if_obj(clk);
 13
       FIFO dut (if_obj);
 15
       FIFO_tb TB (if_obj);
       FIFO_monitor monitor(if_obj);
       endmodule
 20
```

DO file:

```
| white work | white |
```

Questa snippet:

