

Mohamed_Hatem_Abdelmenem_FIFO.sv

Verification plan:

- 1- initialization the fifo
- 2- Randomize the input and pass it to obj in transaction class
- 3- check data function and sample function
- 4- create reference task
- 5- count will increment when data is correct and decrement when data is not correct
- 6- stop when test_finished = 1

List of Bugs in RTL

- 1- Underflow is combinational
- 2- Almost full is (FIFODEPTH - 2)
- 3- In Reset Operation
- 4- Cases of counter if rd_rn & er_en are both active & fifo is full so the priority will be for read operation is not covered
- 5- Cases of counter if rd_rn & er_en are both active & fifo is full so the priority will be for write operation is not covered

RTL after fixed bugs :

```
1  module FIFO(FIFO_if,DUT if_obj);
2
3  // declaration of max. FIFO address
4  localparam max_fifo_addr = $clog2(if_obj.FIFO_DEPTH);
5
6  // declaration of Memory (FIFO)
7  reg [if_obj.FIFO_WIDTH-1:0] mem [if_obj.FIFO_DEPTH-1:0];
8
9  // Declaration of read & write pointers
10 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
11 reg [max_fifo_addr:0] count; // extra bit to distinguish between full & empty flags & it represents the fill level of the FIFO
12
13 // always block specialized for writing operation
14 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
15     if (!if_obj.rst_n) begin
16         wr_ptr <= 0;
17         if_obj.overflow <= 0;
18         if_obj.wr_ack <= 0; // reset the sequential outputs as wr_ack , overflow
19     end
20     else if (if_obj.wr_en && count < if_obj.FIFO_DEPTH) begin
21         mem[wr_ptr] <= if_obj.data_in;
22         if_obj.wr_ack <= 1;
23         wr_ptr <= wr_ptr + 1;
24     end
25     else begin
26         if_obj.wr_ack <= 0;
27         if (if_obj.full && if_obj.wr_en)
28             if_obj.overflow <= 1;
29         else
30             if_obj.overflow <= 0;
31     end
32 end
33
34 // always block specialized for reading operation
35 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
36     if (!if_obj.rst_n) begin
37         rd_ptr <= 0;
```

```
38         if_obj.underflow <= 0;
39         if_obj.data_out <= 0; // reset the sequential outputs as data_out , underflow
40     end
41     else if (if_obj.rd_en && count != 0) begin
42         if_obj.data_out <= mem[rd_ptr];
43         rd_ptr <= rd_ptr + 1;
44     end
45     else
46     begin
47         if(if_obj.empty && if_obj.rd_en)
48             if_obj.underflow <= 1;
49         else
50             if_obj.underflow <= 0;
51     end
52 end
53
54 // always block specialized for counter signal
55 always @(posedge if_obj.clk or negedge if_obj.rst_n) begin
56     if (!if_obj.rst_n) begin
57         count <= 0;
58     end
59     else begin
60         if ( ({if_obj.wr_en, if_obj.rd_en} == 2'b10) && !if_obj.full)
61             count <= count + 1;
62         else if ( ({if_obj.wr_en, if_obj.rd_en} == 2'b01) && !if_obj.empty)
63             count <= count - 1;
64         else if ( ({if_obj.wr_en, if_obj.rd_en} == 2'b11) && if_obj.full) // priority for write operation
65             count <= count - 1;
66         else if ( ({if_obj.wr_en, if_obj.rd_en} == 2'b11) && if_obj.empty) // priority for read operation
67             count <= count + 1;
68     end
69 end
70
```

```

70
71 // continous assignment for the combinational outputs
72 assign if_obj.full = (count == if_obj.FIFO_DEPTH)? 1 : 0;
73 assign if_obj.empty = (count == 0)? 1 : 0;
74 assign if_obj.almostfull = (count == if_obj.FIFO_DEPTH-1)? 1 : 0;
75 assign if_obj.almostempty = (count == 1)? 1 : 0;
76
77
78 `ifdef SIM
79
80 property p1;
81 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) (if_obj.wr_en && !if_obj.full) |>= if_obj.wr_ack ;
82 endproperty
83 write_acknowledge : assert property(p1);
84 write_acknowledge_cover : cover property(p1);
85
86 property p2;
87 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) (if_obj.empty && if_obj.rd_en) |>= if_obj.underflow ;
88 endproperty
89 underflow_assertion : assert property(p2);
90 underflow_cover : cover property(p2);
91
92 property p3;
93 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) (if_obj.full & if_obj.wr_en) |>= if_obj.overflow ;
94 endproperty
95 overflow_assertion : assert property(p3);
96 overflow_cover : cover property(p3);
97
98 property p4;
99 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) (!if_obj.full & if_obj.wr_en & if_obj.rd_en) |>= (count == $past(count) + 4'b0001 ) ;
100 endproperty
101 increment_assertion : assert property(p4);
102 increment_cover : cover property(p4);
103
104 property p5;
105 @(posedge if_obj.clk) disable iff(!if_obj.rst_n) (!if_obj.empty && if_obj.rd_en && !if_obj.wr_en) |>= (count == $past(count) - 4'b0001 ) ;
106 endproperty

```

```

property p5;
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (!if_obj.empty && if_obj.rd_en && !if_obj.wr_en) |>= (count == $past(count) - 4'b0001 ) ;
endproperty
decrement_assertion : assert property(p5);
decrement_cover : cover property(p5);

property p6;
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (count == if_obj.FIFO_DEPTH) |>= if_obj.full ;
endproperty
full_assertion : assert property(p6);
full_cover : cover property(p6);

property p7;
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (count == 0) |>= if_obj.empty ;
endproperty
empty_assertion : assert property(p7);
empty_cover : cover property(p7);

property p8;
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (count == if_obj.FIFO_DEPTH-1) |>= if_obj.almostfull ;
endproperty
almostfull_assertion : assert property(p8);
almostfull_cover : cover property(p8);

property p9;
@(posedge if_obj.clk) disable iff(!if_obj.rst_n) (count == 1) |>= if_obj.almostempty ;
endproperty
almostempty_assertion : assert property(p9);
almostempty_cover : cover property(p9);

//`endif

endmodule

```

Interface:

```
interface FIFO_if (input bit clk);

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;

logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;

|
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input clk, data_in, rst_n, wr_en, rd_en, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
modport TEST (input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow, output data_in, rst_n, wr_en, rd_en);
modport MONITOR (input clk, data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

endinterface
```

Packages:

Transaction package:

```
package FIFO_transaction_pkg ;

class FIFO_transaction;

parameter FIFO_WIDTH = 16 ;
parameter FIFO_DEPTH = 8 ;

rand bit [FIFO_WIDTH-1:0] data_in;
rand bit rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

int WR_EN_ON_DIST = 70 ;
int RD_EN_ON_DIST = 30 ;

constraint c_reset { rst_n dist{ 0:/2 , 1:/98 }; }

constraint c_write { wr_en dist { 0:/(100-WR_EN_ON_DIST) , 1:/(WR_EN_ON_DIST) }; }

constraint c_read { rd_en dist { 0:/(100-RD_EN_ON_DIST) , 1:/(RD_EN_ON_DIST) }; }

constraint write_only { rst_n == 1; wr_en == 1; rd_en == 0; }

constraint read_only { rst_n == 1; wr_en == 0; rd_en == 1; }

endclass

endpackage
```

Coverage package:

```
package FIFO_coverage_pkg ;

import FIFO_transaction_pkg::*;

class FIFO_coverage;

    FIFO_transaction F_cvg_txn ;
|
function void sample_data (input FIFO_transaction F_txn );

    F_cvg_txn = F_txn ;

    cg.sample();

endfunction

covergroup cg ;

    wr_en_cp : coverpoint F_cvg_txn.wr_en;
    rd_en_cp : coverpoint F_cvg_txn.rd_en;
    wr_ack_cp : coverpoint F_cvg_txn.wr_ack;
    full_cp : coverpoint F_cvg_txn.full;
    empty_cp : coverpoint F_cvg_txn.empty;
    almostfull_cp : coverpoint F_cvg_txn.almostfull;
    almostempty_cp : coverpoint F_cvg_txn.almostempty;
    overflow_cp : coverpoint F_cvg_txn.overflow;
    underflow_cp : coverpoint F_cvg_txn.underflow;

    wr_rd_wr_ack_cross : cross wr_en_cp , rd_en_cp , wr_ack_cp
    {
        ignore_bins write_active_with_wr_ack = ! binsof(wr_en_cp) intersect {1} && binsof(wr_ack_cp) intersect {1};
        ignore_bins read_write_active_with_wr_ack = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(wr_ack_cp) intersect {1};
    }

endclass
```

```
    wr_rd_full_cross : cross wr_en_cp , rd_en_cp , full_cp
    {
        ignore_bins write_active_with_full = ! binsof(wr_en_cp) intersect {1} && binsof(full_cp) intersect {1};
        ignore_bins read_active_with_full = binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1};
    }

    wr_rd_empty_cross : cross wr_en_cp , rd_en_cp , empty_cp
    {
        ignore_bins read_active_with_empty = ! binsof(rd_en_cp) intersect {1} && binsof(empty_cp) intersect {1};
    }

    wr_rd_overflow_cross : cross wr_en_cp , rd_en_cp , overflow_cp
    {
        ignore_bins write_active_with_overflow = ! binsof(wr_en_cp) intersect {1} && binsof(overflow_cp) intersect {1};
    }

    wr_rd_underflow_cross : cross wr_en_cp , rd_en_cp , underflow_cp
    {
        ignore_bins read_active_with_underflow = ! binsof(rd_en_cp) intersect {1} && binsof(underflow_cp) intersect {1};
    }

    wr_rd_almostfull_cross : cross wr_en_cp , rd_en_cp , almostfull_cp
    {
        ignore_bins write_active_with_almostfull = ! binsof(wr_en_cp) intersect {1} && binsof(almostfull_cp) intersect {1};
        ignore_bins read_write_active_with_almostfull = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(almostfull_cp) intersect {1};
    }

    wr_rd_almostempty_cross : cross wr_en_cp , rd_en_cp , almostempty_cp
    {
        ignore_bins read_active_with_almostempty = ! binsof(rd_en_cp) intersect {1} && binsof(almostempty_cp) intersect {1};
        ignore_bins read_write_active_with_almostempty = ! binsof(wr_en_cp) intersect {1} && binsof(rd_en_cp) intersect {1} && binsof(almostempty_cp) intersect {1};
    }

endgroup
```

```

function new();
    cg = new ;
    F_cvg_txn = new;
endfunction

endclass

endpackage

```

Scoreboard package:

```

1 // FIFO Package
2 package FIFO_scoreboard_pkg ;
3
4 import FIFO_transaction_pkg ::*;
5
6 import shared_pkg::*;
7
8 class FIFO_scoreboard ;
9
10     parameter FIFO_WIDTH = 16 ;
11     parameter FIFO_DEPTH = 8 ;
12
13     bit [FIFO_WIDTH-1 : 0] data_out_ref;
14     bit wr_ack_ref, overflow_ref;
15     bit full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
16     int counter ;
17     bit [FIFO_WIDTH-1:0] queue[$] ;
18     FIFO_transaction obj = new();
19
20     function void comb_flags ();
21
22     full_ref = (counter == FIFO_DEPTH)? 1 : 0;
23     empty_ref = (counter == 0)? 1 : 0;
24     almostfull_ref = (counter == FIFO_DEPTH-1)? 1 : 0;
25     almostempty_ref = (counter == 1)? 1 : 0;
26
27     endfunction
28
29     function void check_data(input FIFO_transaction obj);
30         logic [6:0] flags_ref , flags_dut;
31
32         reference_model(obj);
33
34         flags_ref = {wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref};
35
36         flags_dut = {obj.wr_ack, obj.overflow, obj.full, obj.empty, obj.almostfull, obj.almostempty, obj.underflow};
37

```

```

if( (obj.data_out != data_out_ref) || (flags_dut != flags_ref) ) begin
    $display("at time = %0t , the outputs of the DUT doesn't Match with the Golden model outputs",$time);
    error_count++;
end
else begin
    correct_count++;
    $display("At time = %0t , The queue = %p",$time,queue);
end

endfunction

function void reference_model(input FIFO_transaction obj_gold);

fork

begin

if (!obj_gold.rst_n) begin
    wr_ack_ref = 0;
    full_ref = 0;
    almostfull_ref = 0;
    overflow_ref = 0;

    queue.delete();
end
else if (obj_gold.wr_en && counter < obj_gold.FIFO_DEPTH) begin
    queue.push_back(obj_gold.data_in);
    wr_ack_ref = 1;
end
else begin
    wr_ack_ref = 0;
    if (full_ref && obj_gold.wr_en)
        overflow_ref = 1;
    else
        overflow_ref = 0;
end
end

```

```

74
75 end
76
77 begin
78
79 if(!obj_gold.rst_n) begin
80     data_out_ref = 0;
81     empty_ref = 1;
82     almostempty_ref = 0;
83     underflow_ref = 0;
84 end
85 else if ( obj_gold.rd_en && counter != 0 ) begin
86     data_out_ref = queue.pop_front();
87 end
88 else begin
89     if(empty_ref && obj_gold.rd_en)
90         underflow_ref = 1;
91     else
92         underflow_ref = 0;
93 end
94
95 end
96
97 join
98
99 if(!obj_gold.rst_n) begin
100     counter = 0;
101 end
102 else if ( ({obj_gold.wr_en, obj_gold.rd_en} == 2'b10) && !full_ref)
103     counter = counter + 1;
104 else if ( ({obj_gold.wr_en, obj_gold.rd_en} == 2'b01) && !empty_ref)
105     counter = counter - 1;
106 else if ( ({obj_gold.wr_en, obj_gold.rd_en} == 2'b11) && full_ref)
107     counter = counter - 1;
108 else if ( ({obj_gold.wr_en, obj_gold.rd_en} == 2'b11) && empty_ref)

```



```

95     end
96
97     join
98
99     if(!obj_gold.rst_n) begin
100         counter = 0;
101     end
102     else if ( ({obj_gold.wr_en, obj_gold.rd_en} == 2'b10) && !full_ref)
103         counter = counter + 1;
104     else if ( ({obj_gold.wr_en, obj_gold.rd_en} == 2'b01) && !empty_ref)
105         counter = counter - 1;
106     else if ( ({obj_gold.wr_en, obj_gold.rd_en} == 2'b11) && full_ref)
107         counter = counter - 1;
108     else if ( ({obj_gold.wr_en, obj_gold.rd_en} == 2'b11) && empty_ref)
109         counter = counter + 1;
110
111     comb_flags();
112
113 endfunction
114
115
116 endclass
117
118
119 endpackage

```

Shared package:

```

package shared_pkg;

bit test_finished;

int error_count, correct_count;

endpackage

```

Monitor :

```

1  import shared_pkg ::*;
2
3  import FIFO_transaction_pkg ::*;
4
5  import FIFO_coverage_pkg ::*;
6
7  import FIFO_scoreboard_pkg ::*;
8
9  module FIFO_monitor (FIFO_if.MONITOR if_obj);
10
11  FIFO_transaction obj_trans ;
12  FIFO_scoreboard obj_score ;
13  FIFO_coverage obj_cov ;
14
15  initial begin
16
17      obj_trans = new();
18      obj_score = new();
19      obj_cov = new();
20
21  forever begin
22
23      @(negedge if_obj.clk);
24
25
26      obj_trans.data_in = if_obj.data_in ;
27      obj_trans.rst_n = if_obj.rst_n ;
28      obj_trans.wr_en = if_obj.wr_en ;
29      obj_trans.rd_en = if_obj.rd_en ;
30
31      // output
32      obj_trans.data_out = if_obj.data_out ;
33      obj_trans.wr_ack = if_obj.wr_ack ;
34      obj_trans.overflow = if_obj.overflow ;
35      obj_trans.full = if_obj.full ;
36      obj_trans.empty = if_obj.empty ;
37      obj_trans.almostfull = if_obj.almostfull ;

```

```

21  forever begin
36      obj_trans.empty = if_obj.empty ;
37      obj_trans.almostfull = if_obj.almostfull ;
38      obj_trans.almostempty = if_obj.almostempty ;
39      obj_trans.underflow = if_obj.underflow ;
40
41  fork
42
43      begin
44          obj_cov.sample_data(obj_trans);
45      end
46
47      begin
48          @(posedge if_obj.clk);
49          #10;
50          obj_score.check_data(obj_trans);
51      end
52
53  join
54
55  if(test_finished == 1) begin
56      $display("Final values stored in the queue = %p ",obj_score.queue);
57      $display("no.of error_count :%0d ,no.of correct_count :%0d", error_count , correct_count);
58      $stop;
59  end
60
61  end
62
63  end
64
65
66  endmodule

```

TB:

```
0: > verification diploma > fifo > = tb.sv
1  import shared_pkg ::*;
2
3  import FIFO_transaction_pkg ::*;
4
5  module FIFO_tb(FIFO_if.TEST if_obj);
6
7  FIFO_transaction obj_test ;
8
9  localparam MIXED_TESTS = 9933;
10 localparam WRITE_TESTS = 40;
11 localparam READ_TESTS = 25;
12
13 initial begin
14 |   obj_test = new();
15
16
17 if_obj.rst_n = 0;
18 repeat(2) @(negedge if_obj.clk);
19 if_obj.rst_n = 1;
20
21
22 obj_test.constraint_mode(0);
23 obj_test.write_only.constraint_mode(1);
24 repeat(WRITE_TESTS) begin
25 |   assert(obj_test.randomize());
26 |   if_obj.rst_n = obj_test.rst_n ;
27 |   if_obj.rd_en = obj_test.rd_en ;
28 |   if_obj.wr_en = obj_test.wr_en ;
29 |   if_obj.data_in = obj_test.data_in ;
30 |   @(negedge if_obj.clk);
31 end
32
33 obj_test.constraint_mode(0);
34 obj_test.read_only.constraint_mode(1);
35 obj_test.data_in.rand_mode(0);
36 repeat(READ_TESTS) begin
37 |   assert(obj_test.randomize());
38 end
39 endmodule
```

```

24 repeat(WRITE_TESTS) begin
25     if_obj.rd_en = obj_test.rd_en ;
26     if_obj.wr_en = obj_test.wr_en ;
27     if_obj.data_in = obj_test.data_in ;
28     @(negedge if_obj.clk);
29 end
30
31 obj_test.constraint_mode(0);
32 obj_test.read_only.constraint_mode(1);
33 obj_test.data_in.rand_mode(0);
34 repeat(READ_TESTS) begin
35     assert(obj_test.randomize());
36     if_obj.rst_n = obj_test.rst_n ;
37     if_obj.rd_en = obj_test.rd_en ;
38     if_obj.wr_en = obj_test.wr_en ;
39     if_obj.data_in = obj_test.data_in ;
40     @(negedge if_obj.clk);
41 end
42
43 obj_test.data_in.rand_mode(1);
44 obj_test.read_only.constraint_mode(0);
45 obj_test.write_only.constraint_mode(0);
46 repeat(MIXED_TESTS) begin
47     assert(obj_test.randomize());
48     if_obj.rst_n = obj_test.rst_n ;
49     if_obj.rd_en = obj_test.rd_en ;
50     if_obj.wr_en = obj_test.wr_en ;
51     if_obj.data_in = obj_test.data_in ;
52     @(negedge if_obj.clk);
53 end
54
55 test_finished = 1 ;
56
57 end
58
59 endmodule

```

TOP:

```
D: > verification diploma > fifo > ≡ top.sv
1  module TOP;
2
3  bit clk ;
4  initial begin
5      clk = 0;
6      forever begin
7          #25;
8          clk = ~clk;
9      end
10 end
11
12 FIFO_if if_obj(clk);
13
14 FIFO_dut (if_obj);
15
16 FIFO_tb TB (if_obj);
17
18 FIFO_monitor monitor(if_obj);
19
20 endmodule
```

```
|>lib work
vlog FIFO.sv package_1.sv package_2.sv package_3.sv shared_pkg.sv tb.sv monitor.sv interface.sv top.sv +cover
vsim -voptargs+=acc work.TOP -cover
add wave *
add wave -position insertpoint \
sim:/TOP/if_obj/data_in \
sim:/TOP/if_obj/rst_n \
sim:/TOP/if_obj/wr_en \
sim:/TOP/if_obj/rd_en \
sim:/TOP/if_obj/data_out \
sim:/TOP/if_obj/wr_ack \
sim:/TOP/if_obj/overflow \
sim:/TOP/if_obj/full \
sim:/TOP/if_obj/empty \
sim:/TOP/if_obj/almostfull \
sim:/TOP/if_obj/almostempty \
sim:/TOP/if_obj/underflow \
sim:/TOP/monitor/obj_score
add wave /TOP/dut/write_acknowledge /TOP/dut/underflow_assertion /TOP/dut/overflow_assertion /TOP/dut/increment_assertion
/TOP/dut/decrement_assertion /TOP/dut/full_assertion /TOP/dut/empty_assertion /TOP/dut/almostfull_assertion /TOP/dut/almostempty_assertion
coverage save fifocoveragereport.ucdb -onexit -du work.TOP
run -all
coverage report -detail -cvlg -directive -comments -output fcover_report.txt {}
#quit -sim
vcover report fifocoveragereport.ucdb -details -annotate -all -output fifocoveragereport.txt
```

[illegible]