Digital IC Verification

Assignment Three

Name : mohamed samy fathy

Under supervision of:

Eng . Hassan Khaled

1 - Snippets for the implemented code.

// Testbench

uart_tx.v | Testbench.sv | Uart_packet.sv | enum_pkg.sv | run.do

```
`timescale 1ns/1ps
`include "enum_pkg.sv"
`include "Uart_packet.sv"

module Uart_TB();

//////// Input ////////
    logic           clk_TB          ;
    logic           rst_n_TB        ;
    logic           tx_start_TB     ;
    logic           parity_en_TB    ;
    logic           even_parity_TB  ;
    logic [7:0]     data_in_TB      ;

//////// Output ////////
    logic tx_TB         ;
    logic tx_busy_TB    ;

//////// DUT ////////
    uart_tx DUT (
        .clk(clk_TB),
        .rst_n(rst_n_TB),
        .tx_start(tx_start_TB),
        .data_in(data_in_TB),
        .parity_en(parity_en_TB),
        .even_parity(even_parity_TB),

        .tx(tx_TB),
        .tx_busy(tx_busy_TB)
    );


    Uart_packet pkg;
```

uart_tx.v | Testbench.sv | Uart_packet.sv | enum_pkg.sv | run.do

```

//////// Clock gen ////////
    initial
        forever begin
            #5;
            clk_TB   = ~clk_TB;
            pkg.clk =  clk_TB;

    end


//////// Initial ////////
    initial begin

        pkg = new();
        clk_TB         = 0;
        rst_n_TB       = 0;
        tx_start_TB    = 0;
        parity_en_TB   = 0;
        even_parity_TB = 0;
        data_in_TB     = 8'h00;

        #15;
        rst_n_TB = 1;

        repeat(20) begin
            assert(pkg.randomize())else $fatal("Randomize faild");
             $display("New packet: dyn_size=%0d parity=%0s", pkg.dyn.size(), pkg.parity_type.name());
             pkg.drive_stim(clk_TB, tx_start_TB, parity_en_TB, even_parity_TB, data_in_TB, tx_TB, tx_busy_TB);
        end

        #100;
        pkg.check_results();
```

//Uart_packet

uart_tx.v | Testbench.sv | Uart_packet.sv | enum_pkg.sv | run.do

```
1
2   import enum_pkg::*;
3
4
5       // Covarage I am tried to add  covergroup in the class but it give me error
6           /*
7               ** Error: Variables of embedded Covergroup type 'cg' cannot be created.
8               ** Error: near "=": syntax error, unexpected '='
9
10          */
11
12      covergroup cg with function sample(parity_t p, logic [7:0] d);
13          cp1: coverpoint p;
14          cp2: coverpoint d {
15              bins all_zeros = {8'h00};
16              bins all_ones  = {8'hFF};
17              bins others    = default;
18          }
19      endgroup: cg
20
21
22
23      class Uart_packet;
24
25
26          bit clk ;
27
28
29          rand parity_t parity_type;
30
31
32          // Dynamic array
33              rand logic [7:0] dyn[];
```

uart_tx.v | Testbench.sv | Uart_packet.sv | enum_pkg.sv | run.do

```
31
32          // Dynamic array
33              rand logic [7:0] dyn[];
34
35          // Associative array for actual DUT results
36              logic [7:0] actual_assoc[int];
37
38          // Associative array for expected results
39              logic [7:0] expected_assoc [int];
40
41
42          ////////// constraint ////////////
43
44              constraint dyn_size_c{
45                  dyn.size() inside {[5:20]};
46              }
47
48              constraint dyn_element_c{
49                  foreach(dyn[i])
50                      dyn[i] dist {'h00 :/ 1 ,'hff :/ 1,['h00 :'hff] :/ 98};
51
52              }
53
54              constraint parity_type_C{
55                  parity_type dist {NO_PARITY := 2 ,ODD_PARITY := 4 , EVEN_PARITY := 4};
56                  parity_type inside {NO_PARITY, ODD_PARITY, EVEN_PARITY};
57              }
58
59
60
61          // Covarage
62
63              cg cg_f;
```

uart_tx.v | Testbench.sv | Uart_packet.sv | enum_pkg.sv | run.do

```
61          // Covarage
62
63              cg cg_f;
64
65              function new();
66                cg_f = new();
67              endfunction
68
69
70          /////////// function And task ////////////////
71
72              task automatic drive_stim(
73              ref logic clk,
74              ref logic tx_start,
75              ref logic parity_en,
76              ref logic even_parity,
77              ref logic [7:0] data_in,
78              ref logic tx,
79              ref logic tx_busy
80          );
81              logic [7:0] reconstructed;
82              logic parity_bit;
83
84              foreach (dyn[i]) begin
85
86                  parity_en   = (parity_type != NO_PARITY);
87                  even_parity = (parity_type == EVEN_PARITY);
88                  data_in     = dyn[i];
89
90
91                  @(negedge clk);
92                  tx_start = 1;
93                  @(negedge clk);
```

uart_tx.v | Testbench.sv | Uart_packet.sv | enum_pkg.sv | run.do

```
91                  @(negedge clk);
92                  tx_start = 1;
93                  @(negedge clk);
94                  tx_start = 0;
95
96
97                  @(posedge clk);
98                  wait (tx_busy == 1);
99
100                 @(negedge clk);
101                 reconstructed = '0;
102
103
104
105
106                 for (int b = 7; b >= 0; b--) begin
107                     @(negedge clk);
108                     reconstructed[b] = tx;
109                     #1;
110                 end
111
112
113                 golden_model(dyn[i]);
114                 collect_output_data(reconstructed);
115                 cg_f.sample(parity_type, reconstructed);
116
117
118                 if (parity_en) begin
119                     @(negedge clk);
120                     #1;
121                     parity_bit = tx;
122                 end
123
```

```
124         endtask
125
126
127         task automatic golden_model(logic [7:0] data);
128             int exp_idx = expected_assoc.num();
129             expected_assoc[exp_idx] = data;
130         endtask
131
132
133         task collect_output_data(logic [7:0] Out);
134             int exp_idx = actual_assoc.num();
135             actual_assoc[exp_idx] = Out;
136         endtask
137
138
139         task check_results();
140             for (int i = 0; i < expected_assoc.size(); i++) begin
141               if (actual_assoc[i] == expected_assoc[i])
142                 $display("[PASS] Index %0d: Expected = %0d, Got = %0d", i, expected_assoc[i], actual_assoc[i]);
143               else
144                 $display("[FAIL] Index %0d: Expected = %0d, Got = %0d", i, expected_assoc[i], actual_assoc[i]);
145             end
146         endtask
147
148
149
150
151
152
153     endclass : Uart_packet
154
155
```

//enum_pkg

```
1   package enum_pkg;
2       typedef enum logic [1:0] {
3           NO_PARITY   = 2'b00,
4           ODD_PARITY  = 2'b01,
5           EVEN_PARITY = 2'b10
6       } parity_t;
7
8   endpackage : enum_pkg
9
```

2 – Snippets for the waveform shows the values for created variables



3-Snippets for Functional Coverage achieving



4- Snippets for the logs show the all printed values.

```
# [34360000] SENT: 0xc8  GOT: 0xc8  parity_en=0 parity_type=NO_PARITY
# [34480000] SENT: 0xd4  GOT: 0xd4  parity_en=0 parity_type=NO_PARITY
# [34600000] SENT: 0x67  GOT: 0x67  parity_en=0 parity_type=NO_PARITY
# [34720000] SENT: 0x8a  GOT: 0x8a  parity_en=0 parity_type=NO_PARITY
# [PASS] Index 0: Expected = 215, Got = 215
# [PASS] Index 1: Expected = 193, Got = 193
# [PASS] Index 2: Expected = 135, Got = 135
# [PASS] Index 3: Expected = 172, Got = 172
# [PASS] Index 4: Expected = 17, Got = 17
# [PASS] Index 5: Expected = 205, Got = 205
# [PASS] Index 6: Expected = 39, Got = 39
# [PASS] Index 7: Expected = 55, Got = 55
# [PASS] Index 8: Expected = 44, Got = 44
# [PASS] Index 9: Expected = 16, Got = 16
# [PASS] Index 10: Expected = 5, Got = 5
# [PASS] Index 11: Expected = 22, Got = 22
# [PASS] Index 12: Expected = 158, Got = 158
# [PASS] Index 13: Expected = 139, Got = 139
# [PASS] Index 14: Expected = 208, Got = 208
# [PASS] Index 15: Expected = 236, Got = 236
# [PASS] Index 16: Expected = 168, Got = 168
# [PASS] Index 17: Expected = 156, Got = 156
# [PASS] Index 18: Expected = 66, Got = 66
# [PASS] Index 19: Expected = 32, Got = 32
# [PASS] Index 20: Expected = 111, Got = 111
# [PASS] Index 21: Expected = 84, Got = 84
# [PASS] Index 22: Expected = 202, Got = 202
# [PASS] Index 23: Expected = 170, Got = 170
# [PASS] Index 24: Expected = 50, Got = 50
# [PASS] Index 25: Expected = 181, Got = 181
# [PASS] Index 26: Expected = 243, Got = 243
# [PASS] Index 27: Expected = 144, Got = 144
# [PASS] Index 28: Expected = 192, Got = 192
# [PASS] Index 29: Expected = 132, Got = 132
# [PASS] Index 30: Expected = 107, Got = 107
# [PASS] Index 31: Expected = 111, Got = 111
# [PASS] Index 32: Expected = 236, Got = 236
# [PASS] Index 33: Expected = 122, Got = 122
# [PASS] Index 34: Expected = 56, Got = 56
# [PASS] Index 35: Expected = 136, Got = 136
# [PASS] Index 36: Expected = 202, Got = 202
```