

Digital IC Verification

Project One

Name : mohamed samy fathy

Under supervision of:

Eng . Hassan Khaled

1 - Snippets for the implemented code.

//TOP

```
1 `include "interface.sv"
2 `include "axi4.sv"
3 `include "Testbench.sv"
4
5 module TOP();
6     parameter DATA_WIDTH = 32;
7     parameter ADDR_WIDTH = 16;
8     parameter MEMORY_DEPTH = 1024;
9
10    bit ACLK = 0;
11    always #10 ACLK = ~ACLK;
12
13
14    axi4_if #(DATA_WIDTH,ADDR_WIDTH,MEMORY_DEPTH) axi4if(ACLK);
15    axi4 #(DATA_WIDTH,ADDR_WIDTH,MEMORY_DEPTH) D1(axi4if.DUT);
16    axi4_TB #(DATA_WIDTH,ADDR_WIDTH,MEMORY_DEPTH) T1(axi4if.TEST);
17    assertion A1(axi4if ASSERT);
18
19
20 endmodule
21
```

// interface

```
1 interface axi4_if #(
2     parameter DATA_WIDTH = 32,
3     parameter ADDR_WIDTH = 16,
4     parameter MEMORY_DEPTH = 1024
5 )(input bit ACLK);
6
7
8     logic ARESETn;
9
10    logic [ADDR_WIDTH-1:0] AWADDR, ARADDR;
11    logic [7:0] AWLEN, ARLEN;
12    logic [2:0] AWSIZE, ARSIZE;
13    logic AWVALID, ARREADY;
14
15    logic [DATA_WIDTH-1:0] WDATA, RDATA;
16    logic WVALID, RREADY, WLAST;
17
18    logic [1:0] BRESP, RRESP;
19    logic BVALID, BREADY ;
20    logic ARVALID, ARREADY;
21    logic RVALID, RLAST, RREADY;
22
23
24
25    clocking cb @ (posedge ACLK);
26        default input #1step output negedge;
27        output AWADDR, AWLEN, AWSIZE, AWVALID, WDATA, WVALID, WLAST, BREADY, ARADDR, ARLEN, ARSIZE, RREADY, ARVALID;
28        input AWREADY, WREADY, BRESP, BVALID, ARREADY, RDATA, RRESP, RLAST, RVALID ;
29    endclocking
30
31
32    modport TEST(clocking cb ,input ACLK, output ARESETn);
33
34    modport DUT(input ACLK,ARESETn,AWADDR,AWLEN,AWSIZE,AWVALID,WDATA,WVALID,WLAST,BREADY,ARADDR,ARLEN,ARSIZE,RREADY,ARVALID,
35                output AWREADY,WREADY,BRESP,BVALID,ARREADY,RDATA,RRESP,RLAST,RVALID);
36
37
38
39    modport ASSERT(input ACLK,ARESETn,AWADDR,AWLEN,AWSIZE,AWVALID,WDATA,WVALID,WLAST,BREADY,ARADDR,ARLEN,ARSIZE,RREADY,ARVALID,
40                    AWREADY,WREADY,BRESP,BVALID,ARREADY,RDATA,RRESP,RLAST,RVALID);
41
42
43    endinterface
```

// Testbench

```
1  `timescale 1ns/1ps
2  `include "axi4_packet.sv"
3
4  module axi4_TB #(
5      parameter DATA_WIDTH = 32,
6      parameter ADDR_WIDTH = 16,
7      parameter MEMORY_DEPTH = 1024
8  ) (axi4_if.TEST axi4if);
9
10 ////////////////////////////////////////////////////////////////// Local Variables and Objects //////////////////////////////////////////////////////////////////
11
12 axi4_packet pkt;
13
14 // Queues for write operation results
15 logic [1:0] Wactual_queue[$]; logic [1:0] Wexpected_queue[$];
16
17 // Queues for read operation results
18 logic [1:0] Ractual_queue[$]; logic [1:0] Rexpected_queue[$];
19
20
21 initial begin
22     pkt = new();
23     pkt.clk = axi4if.ACLK;
24
25
26     axi4if.ARESETn = 0;
27
28
29     axi4if.cb.AWADDR <= 0;
30     axi4if.cb.AWLEN <= 0;
31     axi4if.cb.AWSIZE <= 2;
32     axi4if.cb.AWVALID <= 0;
33
34     axi4if.cb.WDATA <= 0;
35     axi4if.cb.WVALID <= 0;
36     axi4if.cb.WLAST <= 0;
37
38     axi4if.cb.BREADY <= 0;
39
40     axi4if.cb.ARADDR <= 0;
41     axi4if.cb.ARLEN <= 0;
42     axi4if.cb.ARSIZE <= 2;
43     axi4if.cb.ARVALID <= 0;
44
45     axi4if.cb.RREADY <= 0;
46
47     #15;
48     axi4if.ARESETn = 1;
49
50
51
52 // WRITE Transactions
53
54 repeat (3000) begin
55     generate_stimulus_w(pkt);
56     drive_stim_W(pkt);
57 end
58
59
60 // READ Transactions
61
62 repeat (3000) begin
63     generate_stimulus_r(pkt);
64     drive_stim_r(pkt);
65 end
66
67 $assertoff;
68
69 @(posedge axi4if.ACLK);
70
71 repeat(200)begin
72     run_all_coverage_corner_tests();
73 end
74
75 drive_stim_W_IDEL(pkt);
76
77 $asserton;
78
79 #50;
80 axi4if.ARESETn = 0;
81 #50;
82 $display("AXI4 Testbench Completed Successfully");
83 $stop;
84 end
85
86
87
88 ////////////// WRITE OPERATION TASKS ///////////////
89
90
91 task automatic generate_stimulus_w(ref axi4_packet pkt);
92     assert(pkt.randomize()) else $fatal("Randomization failed for WRITE packet");
93
94 endtask
95
96
97 task automatic drive_stim_W(ref axi4_packet pkt);
98     @(posedge axi4if.ACLK);
99
```

```

100
101    axi4if.cb.AWADDR  <= pkt.AWADDR_rand;
102    axi4if.cb.AWLEN   <= pkt.ARLEN_rand;
103    axi4if.cb.ARVALID <= 1;
104
105
106    @(posedge axi4if.ACLK);
107    wait (axi4if.cb.ARREADY == 1);
108
109
110    if (axi4if.cb.ARREADY == 1) begin
111        axi4if.cb.ARVALID <= 0;
112        @(posedge axi4if.ACLK);
113    end
114
115    // $display("[%0t] READ ADDR: 0x%0h | ARLEN=%0d", $time, pkt.ARADDR_rand, pkt.ARLEN_rand);
116
117
118    for (int beat = 0; beat <= pkt.ARLEN_rand; beat++) begin
119        axi4if.cb.RDATA  <= pkt.RDATA_rand[beat];
120        axi4if.cb.RVALID <= 1;
121        axi4if.cb.RLAST  <= (beat == pkt.ARLEN_rand);
122
123        pkt.cg.sample();
124
125        // $display("[%0t] RDATA[%0d] = %0h | RLAST = %0b", $time, beat, pkt.RDATA_rand[beat], axi4if.cb.RLAST);
126
127        @(posedge axi4if.ACLK);
128    end
129
130
131    axi4if.cb.RREADY <= 1;
132    do @(posedge axi4if.ACLK);
133    while (axi4if.cb.RVALID != 1);
134
135    $display("[%0t] Read Response Received BRESP = %0h", $time, axi4if.cb.BRESP);
136    collect_output_data_W(axi4if.cb.BRESP);
137    golden_model_W();
138    check_results_W();
139
140    @(posedge axi4if.ACLK);
141    axi4if.cb.RREADY <= 0;
142
143
144
145
146
147
148
149    task automatic golden_model_W();
150        Wexpected_queue.push_back('b00);
151    endtask
152
153    task automatic collect_output_data_W(input logic [1:0] Resp);
154        Wactual_queue.push_back(Resp);
155    endtask
156
157    task automatic check_results_W();
158        for (int i = 0; i < Wexpected_queue.size(); i++) begin
159            if (Wactual_queue[i] == Wexpected_queue[i])
160                $display("[PASS] WRITE[%0d] Expected=%0b Got=%0b", i, Wexpected_queue[i], Wactual_queue[i]);
161            else
162                $display("[FAIL] WRITE[%0d] Expected=%0b Got=%0b", i, Wexpected_queue[i], Wactual_queue[i]);
163        end
164
165        Wexpected_queue.delete();
166        Wactual_queue.delete();
167    endtask
168
169
170    ////////////// READ OPERATION TASKS /////////////
171
172
173    task automatic generate_stimulus_r(ref axi4_packet pkt);
174        assert(pkt.randomize()) else $fatal("Randomization failed for READ packet");
175        | pkt.cg.sample();
176    endtask
177
178    task automatic drive_stim_r(ref axi4_packet pkt);
179        @(posedge axi4if.ACLK);
180
181        axi4if.cb.ARADDR  <= pkt.ARADDR_rand;
182        axi4if.cb.ARLEN   <= pkt.ARLEN_rand;
183        axi4if.cb.ARVALID <= 1;
184
185
186        do @(posedge axi4if.ACLK);
187        while (axi4if.cb.ARREADY == 0);
188
189        axi4if.cb.ARVALID <= 0;
190        // $display("[%0t] READ ADDR: 0x%0h | ARLEN=%0d", $time, pkt.ARADDR_rand, pkt.ARLEN_rand);
191
192
193        axi4if.cb.RREADY <= 1;
194
195        do begin

```

```

196
197
198
199     wait (axi4if.cb.RVALID == 1);
200
201     @(posedge axi4if.ACLK);
202         //Sdisplay("[%0t] READ DATA Received %0d ", $time, axi4if.cb.RDATA);
203         pkt.cg.sample();
204
205     end while (axi4if.cb.RLAST == 0);
206
207     collect_output_data_R();
208     golden_model_R();
209     check_results_R();
210
211     //Sdisplay("[%0t] READ COMPLETE Last Data Beat Received", $time);
212     axi4if.cb.RREADY <= 0;
213
214 endtask
215
216
217 task automatic golden_model_R();
218     Rexpected_queue.push_back('b00);
219 endtask
220
221 task automatic collect_output_data_R();
222     Ractual_queue.push_back(axi4if.cb.RRESP);
223 endtask
224
225 task automatic check_results_R();
226     for (int i = 0; i < Rexpected_queue.size(); i++) begin
227         if (Ractual_queue[i] == Rexpected_queue[i])
228             $display("[PASS] READ[%0d] Expected=%0b Got=%0b", i, Rexpected_queue[i], Ractual_queue[i]);
229         else
230             $display("[FAIL] READ[%0d] Expected=%0b Got=%0b", i, Rexpected_queue[i], Ractual_queue[i]);
231     end
232     Ractual_queue.delete();
233     Rexpected_queue.delete();
234 endtask
235
236
237 ////////// WRITE VIOLATION OPERATION TASKS /////////////
238
239 task drive_stim_write_boundaryViolation();
240     $display("[%0t] >> Starting WRITE boundary violation stimulus", $time);
241
242     axi4if.cb.AWADDR <= 16'hFFF0;
243     axi4if.cb.AWLEN <= 8'd20;
244
245     axi4if.cb.AWVALID <= 1;
246
247     // Wait until AWREADY goes high
248     @(posedge axi4if.ACLK);
249
250     axi4if.cb.AWVALID <= 0;
251     //Sdisplay("[%0t] WRITE ADDR: 0x%0h | AWLEN=%0d", $time, pkt.AWADDR_rand, pkt.AWLEN_rand);
252
253     for (int beat = 0; beat <= axi4if.cb.AWLEN ; beat++) begin
254         axi4if.cb.WDATA <= $random;
255         axi4if.cb.WVALID <= 1;
256         axi4if.cb.WLAST <= (beat == axi4if.cb.AWLEN );
257
258         @(posedge axi4if.ACLK);
259
260         axi4if.cb.BREADY <= 1;
261         @(posedge axi4if.ACLK);
262
263         $display("[%0t] Write Response Received BRESP = %0h", $time, axi4if.cb.BRESP);
264
265         @(posedge axi4if.ACLK);
266         axi4if.cb.BREADY <= 0;
267
268         $display("[%0t] <<< WRITE boundary violation complete", $time);
269     endtask
270
271
272 task drive_stim_invalid_write_addr();
273     $display("[%0t] >>> Starting INVALID WRITE address stimulus", $time);
274
275     @(posedge axi4if.ACLK);
276
277     axi4if.cb.AWADDR <= 16'h5000;
278     axi4if.cb.AWLEN <= 8'd4;
279     axi4if.cb.AWVALID <= 1;
280
281     @(posedge axi4if.ACLK);
282
283     axi4if.cb.AWVALID <= 0;
284     //Sdisplay("[%0t] WRITE ADDR: 0x%0h | AWLEN=%0d", $time, pkt.AWADDR_rand, pkt.AWLEN_rand);
285
286
287     for (int beat = 0; beat <= axi4if.cb.AWLEN ; beat++) begin
288         axi4if.cb.WDATA <= $random;
289         axi4if.cb.WVALID <= 1;
290         axi4if.cb.WLAST <= (beat == axi4if.cb.AWLEN );
291

```

```

292     @ (posedge axi4if.ACLK);
293   end
294
295   axi4if.cb.BREADY <= 1;
296
297   $display("[%0t] Write Response Received BRESP = %0h", $time, axi4if.cb.BRESP);
298
299   @ (posedge axi4if.ACLK);
300   axi4if.cb.BREADY <= 0;
301
302   $display("[%0t] <<< INVALID WRITE address complete", $time);
303 endtask
304
305
306 task drive_stim_wlast_missing();
307   $display("[%0t] >>> Starting WLAST missing stimulus", $time);
308
309   @ (posedge axi4if.ACLK);
310
311   axi4if.cb.AWADDR <= 16'h0100;
312   axi4if.cb.AWLEN <= 8'd4;
313   axi4if.cb.AWVALID <= 1;
314
315   @ (posedge axi4if.ACLK);
316   wait (axi4if.cb.AWREADY == 1);
317
318   axi4if.cb.AWVALID <= 0;
319   // $display("[%0t] WRITE ADDR: 0x%0h | AWLEN=%0d", $time, pkt.AWADDR_rand, pkt.AWLEN_rand);
320
321   for (int beat = 0; beat <= axi4if.cb.AWLEN ; beat++) begin
322     axi4if.cb.WDATA <= $random;
323     axi4if.cb.WVALID <= 1;
324     // axi4if.cb.WLAST <= (beat == axi4if.cb.AWLEN );
325
326     @ (posedge axi4if.ACLK);
327   end
328
329   axi4if.cb.BREADY <= 1;
330   do @ (posedge axi4if.ACLK);
331   while (axi4if.cb.BVALID != 1);
332
333   $display("[%0t] Write Response Received BRESP = %0h", $time, axi4if.cb.BRESP);
334
335   @ (posedge axi4if.ACLK);
336   axi4if.cb.BREADY <= 0;
337
338   $display("[%0t] <<< WLAST missing stimulus complete", $time);
339 endtask
340
341
342 task drive_stim_bready_hold_low();
343   $display("[%0t] >>> Starting BREADY toggle stimulus", $time);
344
345   @ (posedge axi4if.ACLK);
346
347   axi4if.cb.AWADDR <= 16'h0100;
348   axi4if.cb.AWLEN <= 8'd4;
349   axi4if.cb.AWVALID <= 1;
350
351   @ (posedge axi4if.ACLK);
352   wait (axi4if.cb.AWREADY == 1);
353
354   axi4if.cb.AWVALID <= 0;
355   // $display("[%0t] WRITE ADDR: 0x%0h | AWLEN=%0d", $time, pkt.AWADDR_rand, pkt.AWLEN_rand);
356
357   for (int beat = 0; beat <= axi4if.cb.AWLEN ; beat++) begin
358     axi4if.cb.WDATA <= $random;
359     axi4if.cb.WVALID <= 1;
360     axi4if.cb.WLAST <= (beat == axi4if.cb.AWLEN );
361
362     @ (posedge axi4if.ACLK);
363   end
364
365   axi4if.cb.BREADY <= 1;
366   do begin
367     @ (negedge axi4if.ACLK);
368     axi4if.cb.BREADY <= ~axi4if.cb.BREADY;
369   end while (axi4if.cb.BVALID != 1);
370
371   $display("[%0t] Write Response Received BRESP = %0h", $time, axi4if.cb.BRESP);
372
373   @ (posedge axi4if.ACLK);
374   axi4if.cb.BREADY <= 0;
375
376   $display("[%0t] <<< BREADY toggle stimulus complete", $time);
377 endtask
378
379
380
381
382
383 task drive_stim_write_107();
384   $display("[%0t] >>> Starting WRITE boundary violation stimulus", $time);
385
386   @ (posedge axi4if.ACLK);
387
388   axi4if.cb.AWADDR <= 16'h0FFF;

```

```

389     axi4if.cb.AWLEN  <= 8'd20;
390     axi4if.cb.AWVALID <= 0;
391
392     @(posedge axi4if.ACLK);
393
394     axi4if.cb.AWVALID <= 0;
395     // $display("[%0t] WRITE ADDR: 0x%0h | AWLEN=%0d", $time, pkt.ARADDR_rand, pkt.ARLEN_rand);
396
397     for (int beat = 0; beat <= axi4if.cb.AWLEN ; beat++) begin
398         axi4if.cb.WDATA  <= $random;
399         axi4if.cb.WVALID <= 1;
400         axi4if.cb.WLAST  <= (beat == axi4if.cb.AWLEN );
401
402         @(posedge axi4if.ACLK);
403     end
404
405     axi4if.cb.BREADY <= 1;
406
407     $display("[%0t] Write Response Received BRESP = %0h", $time, axi4if.cb.BRESP);
408
409     @(posedge axi4if.ACLK);
410     axi4if.cb.BREADY <= 0;
411
412     $display("[%0t] <<< WRITE boundary violation complete", $time);
413 endtask
414
415
416 ////////////////// READ VIOLATION OPERATION TASKS ///////////////////
417
418 task drive_stim_read_boundaryViolation();
419     $display("[%0t] >>> Starting READ boundary violation stimulus", $time);
420
421     axi4if.cb.ARADDR  <= 16'hFFFF0;
422     axi4if.cb.ARLEN   <= 8'd20;
423     axi4if.cb.ARVALID <= 1;
424
425     @(posedge axi4if.ACLK);
426
427     axi4if.cb.ARVALID <= 0;
428     // $display("[%0t] READ ADDR: 0x%0h | ARLEN=%0d", $time, pkt.ARADDR_rand, pkt.ARLEN_rand);
429
430     axi4if.cb.RREADY <= 1;
431
432     // $display("[%0t] READ COMPLETE Last Data Beat Received", $time);
433     axi4if.cb.RREADY <= 0;
434
435     $display("[%0t] <<< READ boundary violation complete", $time);
436 endtask
437
438
439 task drive_stim_invalid_read_addr();
440     $display("[%0t] >>> Starting INVALID READ address stimulus", $time);
441
442     axi4if.cb.ARADDR  <= 16'h5000;
443     axi4if.cb.ARLEN   <= 8'd8;
444     axi4if.cb.ARVALID <= 1;
445
446     @(posedge axi4if.ACLK);
447
448     axi4if.cb.ARVALID <= 0;
449     // $display("[%0t] READ ADDR: 0x%0h | ARLEN=%0d", $time, pkt.ARADDR_rand, pkt.ARLEN_rand);
450     axi4if.cb.RREADY <= 1;
451
452     // $display("[%0t] READ COMPLETE Last Data Beat Received", $time);
453     axi4if.cb.RREADY <= 0;
454
455     $display("[%0t] <<< RREADY toggle stimulus complete", $time);
456 endtask
457
458
459 task drive_stim_rready_hold_low();
460     $display("[%0t] >>> Starting BREADY toggle stimulus", $time);
461
462     axi4if.cb.ARADDR  <= 16'h1500;
463     axi4if.cb.ARLEN   <= 8'd8;
464     axi4if.cb.ARVALID <= 1;
465
466     do @(posedge axi4if.ACLK);
467     while (axi4if.cb.ARREADY == 0);
468
469     axi4if.cb.ARVALID <= 0;
470     // $display("[%0t] READ ADDR: 0x%0h | ARLEN=%0d", $time, pkt.ARADDR_rand, pkt.ARLEN_rand);
471
472     axi4if.cb.RREADY <= 1;
473
474     do begin
475         @(negedge axi4if.ACLK);
476         axi4if.cb.RREADY <= ~axi4if.cb.RREADY;
477         wait (axi4if.cb.RVALID == 1);
478
479         @(posedge axi4if.ACLK);
480         // $display("[%0t] READ DATA Received %0d ", $time, axi4if.cb.RDATA);
481         pkt.cg.sample();
482     end while (axi4if.cb.RLAST == 0);
483
484     // $display("[%0t] READ COMPLETE Last Data Beat Received", $time);

```

```

494 task run_all_coverage_cornar_tests();
495     $display("[%0t] >> RUNNING ENHANCED COVERAGE TESTS", $time);
496
497     drive_stim_write_boundaryViolation();
498     drive_stim_read_boundaryViolation();
499     drive_stim_invalid_write_addr();
500     drive_stim_invalid_read_addr();
501     drive_stim_wlast_missing();
502
503     $display("[%0t] <<< ENHANCED COVERAGE TESTS COMPLETE", $time);
504 endtask
505
506
507 task automatic drive_stim_W_IDEL(ref axi4_packet pkt);
508     @(posedge axi4if.ACLK);
509
510     axi4if.cb.AWADDR <= 'h02f0;
511     axi4if.cb.AWLEN <= 'd12;
512     axi4if.cb.AWVALID <= 1;
513     axi4if.cb.WVALID <= 0;
514
515     @(posedge axi4if.ACLK);
516     wait (axi4if.cb.AWREADY == 1);
517
518     if (axi4if.cb.AWREADY == 1) begin
519         axi4if.cb.AWVALID <= 0;
520         @(posedge axi4if.ACLK);
521     end
522
523     axi4if.cb.AWVALID <= 0;
524     // $display("%0t WRITE ADDR: 0x%0h | AWLEN=%0d", $time, pkt.AWADDR_rand, pkt.AWLEN_rand);
525
526
527     for (int beat = 0; beat <= pkt.AWLEN_rand; beat++) begin
528         axi4if.cb.WDATA <= pkt.WDATA_rand[beat];
529         axi4if.cb.WVALID <= 0;
530         axi4if.cb.WLAST <= (beat == pkt.AWLEN_rand);
531         // $display("%0t WDATA[%0d] = %0h | WLAST = %0b", $time, beat, pkt.WDATA_rand[beat], axi4if.cb.WLAST);
532         @(posedge axi4if.ACLK);
533     end
534
535
536
537     endtask
538
539 endmodule

```

//axi4_packet


```
1  class axi4_packet;
2
3      localparam DATA_WIDTH    = 32;
4      localparam ADDR_WIDTH   = 16;
5      localparam MEMORY_DEPTH = 1024;
6      localparam NUM_OF_Bytes_PER_BEAT = 4;
7
8      bit    clk;
9      rand logic [ADDR_WIDTH-1:0] AWADDR_rand, ARADDR_rand;
10     rand logic [:0]          AWLEN_rand, ARLEN_rand;
11     rand logic [DATA_WIDTH-1:0] WDATA_rand[];
12
13
14     constraint len_c {
15         AWLEN_rand inside {[0:20]};
16         WDATA_rand.size() == (AWLEN_rand + 1);
17     }
18
19
20     constraint WADDR_C {
21
22         (AWADDR_rand % NUM_OF_Bytes_PER_BEAT) == 0;
23         AWADDR_rand >= 0;
24         AWADDR_rand <= (MEMORY_DEPTH*NUM_OF_Bytes_PER_BEAT - (AWLEN_rand + 1) * NUM_OF_Bytes_PER_BEAT);
25         // ((AWADDR_rand & 'hFFFF) + ((AWLEN_rand + 1) * NUM_OF_Bytes_PER_BEAT)) <= 12'h1000;
26     }
27
28
29     constraint ARLEN_C {
30         ARLEN_rand <= AWLEN_rand;
31     }
32
33
34     constraint RADDR_C {
35         (ARADDR_rand % NUM_OF_Bytes_PER_BEAT) == 0;
36         ARADDR_rand >= AWADDR_rand;
37         ARADDR_rand <= AWADDR_rand + (AWLEN_rand * NUM_OF_Bytes_PER_BEAT);
38     }
39
40     constraint data_c {
41         foreach (WDATA_rand[i])
42             WDATA_rand[i] dist { '0 := 1, '1 := 1, [1:(2**DATA_WIDTH - 2)] := 8 };
43     }
44
45
46     // covergroup
47     covergroup cg;
48
49         cp_addr : coverpoint AWADDR_rand {
50             bins low_addr = { [0:255] };
51             bins mid_addr = { [256:2047] };
52             bins high_addr = { [2048:(MEMORY_DEPTH*NUM_OF_Bytes_PER_BEAT - 1)] };
53         }
54
55         cp_awlen : coverpoint AWLEN_rand {
56             bins len_short = { [0:3] };
57             bins len_medium = { [4:10] };
58             bins len_long = { [11:20] };
59         }
60
61         cp_raddr : coverpoint ARADDR_rand {
62             bins low_addr = { [0:255] };
63             bins mid_addr = { [256:2047] };
64             bins high_addr = { [2048:(MEMORY_DEPTH*NUM_OF_Bytes_PER_BEAT - 1)] };
65         }
66
67         cp_arlen : coverpoint ARLEN_rand {
68             bins len_short = { [0:3] };
69             bins len_medium = { [4:10] };
70             bins len_long = { [11:20] };
71     endgroup
72
73     function new();
74         cg = new();
75     endfunction
76
77 endclass
```

et

// Assertion

```
1 module assertion(axi4_if.ASSERT axi4if);
2
3
4     // WRITE RESPONSE ASSERTION
5     property write_response_ok;
6         @ (posedge axi4if.ACLK)
7             disable iff (!axi4if.ARESETn)
8                 (axi4if.BVALID && axi4if.BREADY) |=> (axi4if.BRESP == 2'b00);
9     endproperty
10
11    A1 : assert property(write_response_ok)
12        $display("[%0t] WRITE RESPONSE PASSED : BRESP = %0b", $time, axi4if.BRESP);
13    C1 : cover property(write_response_ok);
14
15
16
17     // READ RESPONSE ASSERTION
18     property read_response_ok;
19         @ (posedge axi4if.ACLK)
20             disable iff (!axi4if.ARESETn)
21                 (axi4if.RLAST && axi4if.RREADY) |=> (axi4if.RRESP == 2'b00);
22     endproperty
23
24    A2 : assert property(read_response_ok)
25        $display("[%0t] READ RESPONSE PASSED : RRESP = %0b", $time, axi4if.RRESP);
26    C2 : cover property(read_response_ok);
27
28 endmodule
```

2 – Snippets for the waveform shows the values for created variables




3-Snippets for Functional Coverage achieving

```

882 =====
883 === Instance: /Testbench_sv_unit
884 === Design Unit: work.Testbench_sv_unit
885 =====
886
887 Covergroup Coverage:
888   Covergroups      1    na    na  100.00%
889     | Coverpoints/Crosses  4    na    na  na
890     | Covergroup Bins    12   12    0  100.00%
891 =====
892 Covergroup
893   Metric  Goal  Bins  Status
894
895 TYPE /Testbench_sv_unit/axi4_packet/cg      100.00%  100  -  Covered
896   covered/total bins:                      12       12  -
897   missing/total bins:                      0        12  -
898   % Hit:                                100.00%  100  -
899   Coverpoint cp_addr
900     covered/total bins:                  3        3  -
901     missing/total bins:                  0        3  -
902     % Hit:                                100.00%  100  -
903     bin_low_addr                         4682    1  -  Covered
904     bin_mid_addr                         38163   1  -  Covered
905     bin_high_addr                         42500   1  -  Covered
906   Coverpoint cp_awlen
907     covered/total bins:                  3        3  -
908     missing/total bins:                  0        3  -
909     % Hit:                                100.00%  100  -
910     bin_len_short                        2388    1  -  Covered
911     bin_len_medium                       13666   1  -  Covered
912     bin_len_long                          69291   1  -  Covered
913   Coverpoint cp_raddr
914     covered/total bins:                  3        3  -
915     missing/total bins:                  0        3  -
916     % Hit:                                100.00%  100  -
917     bin_low_addr                         4060    1  -  Covered
918     bin_mid_addr                         37999   1  -  Covered
919     bin_high_addr                         43286   1  -  Covered
920   Coverpoint cp_arlen
921     covered/total bins:                  3        3  -
922     missing/total bins:                  0        3  -
923     % Hit:                                100.00%  100  -
924     bin_len_short                        15337   1  -  Covered
925     bin_len_medium                       31119   1  -  Covered
926     bin_len_long                          38889   1  -  Covered
927 Statement Coverage:
928   Enabled Coverage  Bins  Hits  Misses  Coverage
929   -----  -----
930   Statements          1     1     0  100.00%

```



4-Snippets for Code Coverage achieving

```
57 =====
58 === Instance: /TOP/D1/mem_inst
59 === Design Unit: work.axi4_memory
60 =====
61 Branch Coverage:
62   Enabled Coverage      Bins    Hits    Misses  Coverage
63   -----      -----  -----  -----
64     Branches            5       5       0  100.00%
65
66 =====Branch Details=====
67
68 Branch Coverage for instance /TOP/D1/mem_inst
69
70   Line      Item      Count      Source
71   ----      ----  -----
72   File axi_memory.v
73   -----IF Branch-----
74     24                      52453  Count coming in to IF
75     24         1              2
76     26         1             26225
77           |           |           26226  All False Count
78 Branch totals: 3 hits of 3 branches = 100.00%
79
80 -----IF Branch-----
81     27                      26225  Count coming in to IF
82     27         1              3201
83     29         1             23024
84 Branch totals: 2 hits of 2 branches = 100.00%
85
86
87 Statement Coverage:
88   Enabled Coverage      Bins    Hits    Misses  Coverage
89   -----      -----  -----
90     Statements          4       4       0  100.00%
91
92 =====Statement Details=====
93
94 Statement Coverage for instance /TOP/D1/mem_inst --
95
96   Line      Item      Count      Source
97   ----      ----  -----
98   File axi_memory.v
99     23         1              52453
100    25         1              2
101    28         1             3201
102    30         1             23024
103 Toggle Coverage:
104   Enabled Coverage      Bins    Hits    Misses  Coverage
105   -----      -----  -----
106     Toggles            156     156     0  100.00%
107
108 =====Toggle Details=====
109
110 Toggle Coverage for instance /TOP/D1/mem_inst --
111
112   Node      1H->0L      0L->1H "Coverage"
113   -----
114
115 Total Node Count = 78
116 Toggled Node Count = 78
117 Untoggled Node Count = 0
118
119 Toggle Coverage = 100.00% (156 of 156 bins)
120
121 =====
122 === Instance: /TOP/D1
123 === Design Unit: work.axi4
124 =====
125 Branch Coverage:
126   Enabled Coverage      Bins    Hits    Misses  Coverage
127   -----      -----  -----
128     Branches            16      16     0  100.00%
129
130 =====Branch Details=====
131
132 Branch Coverage for instance /TOP/D1
133
134   Line      Item      Count      Source
135   ----      ----  -----
136   File axi4.sv
137   -----IF Branch-----
138     69                      121058  Count coming in to IF
139     69         1              5
140     99         1             121053
```

```

191 =====Condition Details=====
192
193 Condition Coverage for instance /TOP/D1 --
194
195 File axi4.sv
196 -----Focused Condition View-----
197 Line 151 Item 1 (axi4if.WLAST || ((write_burst_cnt - 1) == 0))
198 Condition totals: 2 of 2 input terms covered = 100.00%
199
200 -----Focused Condition View-----
201 Line 235 Item 1 (read_burst_cnt > 0)
202 Condition totals: 1 of 1 input term covered = 100.00%
203
204
205 Expression Coverage:
206   Enabled Coverage      Bins  Covered  Misses  Coverage
207   -----      ----  -----  -----  -----
208   Expressions           1     1        0    100.00%
209
210 =====Expression Details=====
211
212 Expression Coverage for instance /TOP/D1 --
213
214 File axi4.sv
215 -----Focused Expression View-----
216 Line 229 Item 1 (read_burst_cnt == 0)
217 Expression totals: 1 of 1 input term covered = 100.00%
218
219
220 FSM Coverage:
221   Enabled Coverage      Bins  Hits    Misses  Coverage
222   -----      ----  -----  -----  -----
223   FSM States            7     7        0    100.00%
224   FSM Transitions       10    10       0    100.00%
225
226 =====FSM Details=====
227
228 FSM Coverage for instance /TOP/D1 --
229
230 FSM_ID: write_state
231   Current State Object : write_state
232   -----
233   State Value MapInfo :
234   -----
235   Line      State Name      Value
236   ----      -----
237   107      W_IDLE          0
238   127      W_ADDR          1
239
240
241 -----CASE Branch-----
242   106                  121053  Count coming in to CASE
243   107                  74154
244   127                  3601
245   146                  36584
246   168                  6714
247
248 Branch totals: 4 hits of 4 branches = 100.00%
249
250 -----IF Branch-----
251   131                  3601  Count coming in to IF
252   139                  400
253
254 Branch totals: 1 hit of 1 branch = 100.00%
255
256 -----IF Branch-----
257   148                  36584  Count coming in to IF
258   161                  1
259
260 Branch totals: 1 hit of 1 branch = 100.00%
261
262 -----IF Branch-----
263   151                  36583  Count coming in to IF
264   151                  3200
265   156                  33383
266
267 Branch totals: 2 hits of 2 branches = 100.00%
268
269 -----CASE Branch-----
270   187                  121053  Count coming in to CASE
271   188                  71605
272   208                  3400
273   225                  46048
274
275 Branch totals: 3 hits of 3 branches = 100.00%
276
277 -----IF Branch-----
278   210                  3400  Count coming in to IF
279   216                  400
280
281 Branch totals: 1 hit of 1 branch = 100.00%
282
283 -----IF Branch-----
284   235                  23024  Count coming in to IF
285   235                  20024
286   243                  3000
287
288 Branch totals: 2 hits of 2 branches = 100.00%
289
290
291 Condition Coverage:
292   Enabled Coverage      Bins  Covered  Misses  Coverage
293   -----      ----  -----  -----  -----
294   Conditions            3     3        0    100.00%
295
296

```

```

238 127      W_ADDR          1
239 146      W_DATA          2
240 168      W_RESP          3
241     Covered States :
242
243     | State      Hit_count
244     | ----- -----
245     | W_IDLE    3606
246     | W_ADDR    3601
247     | W_DATA    3201
248     | W_RESP    3200
249     Covered Transitions :
250
251 Line     Trans_ID   Hit_count   Transition
252 ----  -----
253 123      0          3601      W_IDLE -> W_ADDR
254 140      1          400       W_ADDR -> W_IDLE
255 133      2          3201      W_ADDR -> W_DATA
256 162      3          1         W_DATA -> W_IDLE
257 153      4          3200      W_DATA -> W_RESP
258 174      5          3200      W_RESP -> W_IDLE
259
260
261     Summary           Bins   Hits   Misses Coverage
262     -----   -----
263     | FSM States        4      4      0    100.00%
264     | FSM Transitions    6      6      0    100.00%
265 FSM_ID: read_state
266     Current State Object : read_state
267
268     State Value MapInfo :
269
270 Line     State Name   Value
271 ----  -----
272 188      R_IDLE      0
273 208      R_ADDR      1
274 225      R_DATA      2
275     Covered States :
276
277     | State      Hit_count
278     | ----- -----
279     | R_IDLE    3405
280     | R_ADDR    3400
281     | R_DATA    3000
282     Covered Transitions :
283
284 Line     Trans_ID   Hit_count   Transition
285 ----  -----
286 204      0          3400      R_IDLE -> R_ADDR
287
288
289
290
291
292     Summary           Bins   Hits   Misses Coverage
293     -----   -----
294     | FSM States        3      3      0    100.00%
295     | FSM Transitions    4      4      0    100.00%
296 Statement Coverage:
297     Enabled Coverage   Bins   Hits   Misses Coverage
298     -----   -----
299     | Statements        77      77      0    100.00%
300
301 =====Statement Details=====
302
303 Statement Coverage for instance /TOP/D1 --
304
305 Line     Item      Count   Source
306 ----  -----
307 File axi4.sv
308 68      1          121058
309 71      1          5
310 72      1          5
311 73      1          5
312 74      1          5
313 76      1          5
314 77      1          5
315 78      1          5
316 79      1          5
317 80      1          5
318 82      1          5
319 83      1          5
320 84      1          5
321 85      1          5
322 86      1          5
323 87      1          5
324 89      1          5
325 90      1          5
326 91      1          5
327 92      1          5
328 93      1          5
329 94      1          5
330 95      1          5
331 96      1          5
332 100     1          121053
333 101     1          121053
334 108     1          74154
335 ...

```

333	101	1	121053
334	108	1	74154
335	109	1	74154
336	110	1	74154
337	114	1	3601
338	115	1	3601
339	116	1	3601
340	122	1	3601
341	123	1	3601
342	128	1	3601
343	133	1	3201
344	134	1	3201
345	135	1	3201
346	136	1	3201
347	137	1	3201
348	140	1	400
349	141	1	400
350	152	1	3200
351	153	1	3200
352	154	1	3200
353	157	1	33383
354	158	1	33383
355	162	1	1
356	163	1	1
357	172	1	3200
358	173	1	3200
359	174	1	3200
360	189	1	71605
361	190	1	71605
362	191	1	71605
363	195	1	3400
364	196	1	3400
365	197	1	3400
366	203	1	3400
367	204	1	3400
368	212	1	3000
369	213	1	3000
370	214	1	3000
371	215	1	3000
372	217	1	400
373	218	1	400
374	219	1	400
375	227	1	46048
376	228	1	46048
377	229	1	46048
378	233	1	23024
379	236	1	20024
380	237	1	20024
381	240	1	20024
---	---	.	-----

384	245	1	3000				
385	Toggle Coverage:						
386	Enabled Coverage	Bins	Hits	Misses	Coverage		
387	-----	----	----	-----	-----		
388	Toggles	8	8	0	100.00%		
389	=====Toggle Details=====						
390	=====Toggle Details=====						
391	Toggle Coverage for instance /TOP/D1 --						
392		
393		
394		
395		
396		
397	Total Node Count	=	4	Node	1H->0L	0L->1H	"Coverage"
398	Toggled Node Count	=	4	-----	-----	-----	-----
399	Untoggled Node Count	=	0	-----	-----	-----	-----
400	Toggle Coverage = 100.00% (8 of 8 bins)						
401	Toggle Coverage = 100.00% (8 of 8 bins)						
402	Toggle Coverage = 100.00% (8 of 8 bins)						

5-Snippets for Assertion achieving

```
803 =====
804 === Instance: /TOP/A1
805 === Design Unit: work.assertion
806 =====
807
808 Assertion Coverage:
809     Assertions          2      2      0  100.00%
810 -----
811 Name           File(Line)       Failure   Pass
812             |          | Count    Count
813 -----
814 /TOP/A1/A1    Assertion.sv(11) 0        1
815 /TOP/A1/A2    Assertion.sv(24) 0        1
816
817 Directive Coverage:
818     Directives         2      2      0  100.00%
819
820 DIRECTIVE COVERAGE:
821 -----
822 Name           Design Design Lang File(Line)      Hits Status
823             |          | Unit  UnitType
824 -----
825 /TOP/A1/C1    assertion Verilog SVA Assertion.sv(13) 3000 Covered
826 /TOP/A1/C2    assertion Verilog SVA Assertion.sv(26) 3000 Covered
827
828 =====
```

6- Snippets for the logs show the all printed values.

```
# [PASS] READ[0] Expected=0 Got=0
# [1864950000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1865150000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1865350000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1865510000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1865670000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1866590000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1867190000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1867870000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1868110000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1868310000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1868430000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1868950000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1869110000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1869230000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1869470000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1869870000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1870390000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1870710000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1871230000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1871670000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1871830000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1872470000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1872710000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1873070000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1873190000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1873350000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1874070000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1874710000] READ RESPONSE PASSED : RRESP = 0
# [PASS] READ[0] Expected=0 Got=0
# [1875070000] READ RESPONSE PASSED : RRESP = 0
```