# Cross Coverage & SVA Assignment Assignment4

By: Mohamed Sayed Mohamed Soliman

# Question 1

# > ALSU

Add the following cross coverage in the class of the ALSU of the last assignment:

- 1. When the ALU is addition or multiplication, A and B should have taken all permutations of maxpos, maxneg and zero.
- 2. When the ALU is addition, c\_in should have taken 0 or 1
- 3. When the ALSU is shifting, then shift\_in must take 0 or 1
- 4. When the ALSU is shifting or rotating, then direction must take 0 or 1
- 5. When the ALSU is OR or XOR and red\_op\_A is asserted, then A took all walking one patterns (001, 010, and 100) while B is taking the value 0
- 6. When the ALSU is OR or XOR and red\_op\_B is asserted, then B took all walking one patterns (001, 010, and 100) while A is taking the value 0
- 7. Covering the invalid case: reduction operation is activated while the opcode is not OR or XOR

#### 1. Code Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
parameter FULL_ADDER = "ON";
input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
input [2:0] opcode;
output reg [15:0] leds;
output reg signed [5:0] out; // second bug -> we must put it signed
reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
wire invalid_red_op, invalid_opcode, invalid;
//Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
assign invalid = invalid red op | invalid opcode;
always @(posedge clk or posedge rst) begin
     cin_reg <= 0;
     red_op_B_reg <= 0;</pre>
     red_op_A_reg <= 0;</pre>
     bypass_B_reg <= 0;</pre>
     bypass_A_reg <= 0;</pre>
     direction_reg <= 0;</pre>
     serial_in_reg <= 0;</pre>
     opcode_reg <= 0;</pre>
     A_reg <= 0;
     B_reg <= 0;
```

```
end else begin
           cin_reg <= cin;</pre>
36
37
           red_op_B_reg <= red_op_B;
38
           red_op_A_reg <= red_op_A;
           bypass B reg <= bypass B;
           bypass_A_reg <= bypass_A;
40
           direction reg <= direction;
41
42
           serial_in_reg <= serial_in;</pre>
43
           opcode_reg <= opcode;
44
           A_reg <= A;
45
           B reg <= B;
46
        end
47
      end
49
50
      always @(posedge clk or posedge rst) begin
        if(rst) begin
51
52
           leds <= 0;
        end else begin
            if (invalid)
               leds <= ~leds;</pre>
            else
56
               leds <= 0:
57
        end
      end
```

```
always @(posedge clk or posedge rst) begin
       if(rst) begin
         out <= 0;
       else begin
          if (bypass_A_reg && bypass_B_reg)
          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
         else if (bypass_A_reg)
           out <= A_reg;
         else if (bypass_B_reg)
          out <= B_reg;
           else if (invalid)
            out <= 0;
         else begin
             case (opcode reg) // third bug is to used the opcode reg not the opcode
                if (red_op_A_reg && red_op_B_reg)
                  out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR</pre>
                else if (red op A reg)
                  out <= |A_reg;
                else if (red_op_B_reg)
                 out <= |B_reg;
                  out <= A_reg | B_reg;
                if (red_op_A_reg && red_op_B_reg)
88
                out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
                else if (red_op_A_reg)
                 out <= ^A_reg;
                else if (red_op_B_reg)
                 out <= ^B_reg;
                  out <= A reg ^ B reg;
              3'h2:begin
                    if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                       out <= A_reg + B_reg + cin_reg ;
                       out <= A_reg + B_reg ;
              3'h3: out <= A_reg * B_reg;
                if (direction_reg)
                 out <= {out[4:0], serial_in_reg};</pre>
                  out <= {serial_in_reg, out[5:1]};</pre>
109 ___
                                   3'h5: begin
   111
                                      if (direction_reg)
                                          out <= {out[4:0], out[5]};
                                      else
   113
                                                 <= {out[0], out[5:1]};
   114
                                          out
   115
                                  end
   116
                             default : out <= 0 ;
   117
                               endcase
   118
                       end
   119
                   end
   120
               end
   121
   122
               endmodule
```

2. Verification plan

	А	Ů	C	υ	L
1	Label	Description -	Stimulus Generation	Functional Coverage	Functionality Check
2	ALSU_1	When the reset is asserted, the output value should be low	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
3	ALSU_2	When the invalid is asserted, the output value should be low	Randomization	Cover all values of A	A checker in the testbench to make sure the output is correct
4	ALSU_3	When the bypass A is asserted, bypass B is asserted and INPUT_PRIORITY = "A" the output count_out should take the A	Randomization	Cover all values of B	A checker in the testbench to make sure the output is correct
5	ALSU_4	When the bypass_A is asserted and bypass_B is deasserted the output count_out should take the A		Cover all values of opcode, and transition bin from 0=>1=>2=>3=>4=>5	A checker in the testbench to make sure the output is correct
6	ALSU_5	When the bypass_B is asserted and bypass_A is deasserted the output count_out should take the A	Randomization	-	A checker in the testbench to make sure the output is correct
7	ALSU_6	Test all value of opcode and show the output in all case	Randomization	-	A checker in the testbench to make sure the output is correct
8					

# 3. ALSU Package

```
package pack_ALSU;

typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e;

typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e;

typedef enum {Or , XOr , Add , Mult , Shift ,Rotate} opcode_valid_e;

localparam MAXPOS = 3 ;

localparam MAXNEG = -4;

class cla_ALSU;

rand logic signed [2:0] A, B;

rand reg_e opcode;

rand logic signed [2:0] A, B;

rand logic signed enum (or , xor , add , mult , shift ,Rotate) opcode_valid_e;

class cla_ALSU;

rand logic signed [2:0] A, B;

rand reg_e opcode;

rand logic signed [2:0] A, B;

rand opcode_valid_e opcodes_array[6];

constraint inst ret_n {ret dist {0:/99 , 1:/1 }; }

constraint input_A {

    if ( (opcode == ADD ) || (opcode == MULT ) )

    {

        A dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };

    }

else if (((opcode == XOR ) || (opcode == OR )) && (red_op_A == 1) && (red_op_B == 0) )

    {

        B == 0;

        A dist { 3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b110:/5 , 3'b111:/5 };

}

a in inside { [MAXNEG : MAXPOS] };

}

A inside { [MAXNEG : MAXPOS] };

}
```

```
constraint input_B {
            if ( (opcode == ADD ) || (opcode == MULT ) )
             B dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 } ;
            else if (((opcode == XOR ) || (opcode == OR )) && (red_op_B == 1) && (red_op_A == 0) )
             A == 0;
             B dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 };
             B inside { [MAXNEG : MAXPOS] };
           constraint input_opcode {opcode dist {[0:3]:/45 , [4:5]:/50 ,[6:7]:/1 }; }
          constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10
constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10
          constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90
constraint input_red_op_B {red_op_B dist {1:/10 , 0:/90}
                  constraint c_fixed_array {
                   foreach(opcodes array[i])
                   foreach(opcodes_array[j])
                   if(i != j)
                   opcodes_array[i] != opcodes_array[j];
64
66
               covergroup cvr_gp @(posedge clk) ;
                     bins A_data_0 = {0};
                     bins A_data_max = {MAXPOS} ;
                     bins A_data_min = {MAXNEG} ;
                     bins A data default = default ;
                     bins A_data_walkingones[] = {1, 2, -4} iff (red_op_A && !red_op_B);
                     bins B_data_0 = \{0\};
                      bins B_data_max = {MAXPOS} ;
                     bins B_data_min = {MAXNEG}
                     bins B data default = default ;
                     bins B_data_walkingones[] = {1, 2, -4} iff (!red_op_A && red_op_B);
                   ALU_cp : coverpoint opcode [{
84
                      bins Bins_shift[] = {SHIFT , ROTATE} ;
                     bins Bins_arith[] = {ADD , MULT};
bins Bins_bitwise[] = {OR , XOR};
illegal_bins Bins_invalid = {INVALID_6 , INVALID_7};
                      bins Bins_trans = (OR => XOR => ADD => MULT => SHIFT => Rotate)
                   cin_cp : coverpoint cin {
                     bins cin_data = \{0, 1\}
                   direction_cp : coverpoint direction {
                     bins direction_data = {0 , 1};
                    bins serial_in_data = {0 , 1} ;
                   red_op_A_cp : coverpoint red_op_A {
  bins red_op_A_LOW_data = {0} ;
                     bins red_op_A_HIGH_data = {1};
                   red_op_B_cp : coverpoint red_op_B {
104
                     bins red_op_B_LOW_data = {0};
                      bins red_op_B_HIGH_data = {1}
```

```
add mult cp1 : cross A cp , B cp , ALU cp
                                bins zero A add = binsof(ALU cp.Bins arith) && binsof(A cp.A data 0) && binsof(B cp.B data 0);
                                bins max nega add = binsof(ALU cp.Bins arith) && binsof(A cp.A data min) && binsof(B cp.B data min);
                                bins max pos add = binsof(ALU cp.Bins arith) && binsof(A cp.A data max) && binsof(B cp.B data max);
                                option.cross auto bin max = 0;
            opcode_cp2 : cross cin_cp , direction_cp , serial_in_cp , ALU_cp ,red_op_A_cp , red_op_B_cp
                                bins cin add = binsof(cin cp.cin data) && binsof(ALU cp.Bins arith) intersect {ADD} ;
                                bins serialin shift = binsof(serial in cp.serial in data) && binsof(ALU cp) intersect {SHIFT} ;
                                bins direction shift rota = binsof(direction cp) && binsof(ALU cp.Bins shift);
                                option.cross auto bin max = 0;
or_xor_cp3 : cross A_cp , B_cp , ALU_cp , red_op_A_cp , red_op_B_cp
                    bins or xor data A = binsof(ALU cp.Bins bitwise) && binsof(A cp.A data walkingones) && binsof(B cp.B data 0) && binsof(red op B cp.red op B LOW data) && binsof(B cp.B data 0) && binsof(red op B cp.red op B LOW data) && binsof(B cp.B data 0) && binsof(red op B cp.red op B LOW data) && binsof(B cp.B data 0) && binsof(B cp
                    bins or xor data B = binsof(ALU cp.Bins bitwise) && binsof(B cp.B data walkingones) && binsof(A cp.A data 0) && binsof(red op A cp.red op A LOW data) && binsof(B cp.B data walkingones)
                    option.cross_auto_bin_max = 0;
        INVALID_cp4 : cross ALU_cp , red_op_A_cp , red_op_B_cp
                              bins Bins_shift_data = binsof(ALU_cp.Bins_shift) && ( binsof(red_op_B_cp.red_op_B_HIGH_data) || binsof(red_op_A_cp.red_op_A_HIGH_data) );
                              bins Bins arith data = binsof(ALU_cp.Bins_arith) && ( binsof(red_op_B_cp.red_op_B_HIGH_data) || binsof(red_op_A_cp.red_op_A_HIGH_data) );
                              option.cross_auto_bin_max = 0;
    endgroup
       cvr_gp = new() ;
           function void print ();
             $display("A = 0h%0h , B = 0h%0h , opcode = 0h%0h , rst = 0h%0h , cin = 0h%0h " , this.A , this.B , this.opcode , this.rst , this.cin ) ;
             endclass
```

#### 4. ALSU Testbench

```
import pack_ALSU::*;
      module ALSU_tb();
        parameter WIDTH = 3;
        parameter INPUT_PRIORITY = "A";
        parameter FULL ADDER = "ON";
        logic [2:0] opcode
        logic     clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [15:0] leds;
        logic signed [5:0] out;
14
        integer i , j;
integer correct_counter = 0;
        integer error_counter = 0
        logic [5:0] old_count_out ;
logic invalid ;
logic test ;
        opcode valid e opcodes array tb[6];
        ALSU #(.INPUT_PRIORITY(INPUT_PRIORITY) , .FULL_ADDER(FULL_ADDER) ) dut (.*);
        cla_ALSU trans1 = new();
          clk = 0;
        #20 clk = ~clk :
        initial begin
                                                                   trans1.constraint_mode(0);
          cin
                      = 0;
                                                                   trans1.c_fixed_array.constraint_mode(1);
          red_op_A
                     = 0;
          red op B
                                                                   rst
                                                                            = 0;
          bypass_A
                     = 0;
                                                                   red op A = 0;
          bypass B = 0;
                                                                   red_op_B = 0;
          direction = 0;
                                                                   bypass_A = 0;
          serial_in = 0;
                                                                   bypass B = 0;
          Α
                      = 0;
          В
                      = 0;
                                                                   repeat(10000) begin
48
                      = 0;
          opcode
                                                                    assert(trans1.randomize());
          rest ();
          #10;
                                                                      Α
                                                                              = trans1.A
          trans1.c_fixed_array.constraint_mode(0);
                                                                      B
                                                                              = trans1.B
          repeat(10000) begin
                                                                      cin
                                                                              = trans1.cin
          assert(trans1.randomize());
                                                                      red op A = trans1.red op A ;
54
                                                                      red op B = trans1.red op B ;
             Α
                        = trans1.A
                                                                      bypass_A = trans1.bypass_A ;
             В
                        = trans1.B
                                                                      bypass B = trans1.bypass B ;
             cin
                        = trans1.cin
                                              :
                                                                      direction = trans1.direction ;
                        = trans1.red op A
             red_op_A
                                              •
                                                                      serial in = trans1.serial in ;
             red_op_B = trans1.red_op_B
             bypass_A = trans1.bypass_A
                                                                      rst
             bypass_B = trans1.bypass_B
                                                                      for(int j = 0; j < 6; j = j+1) begin
             direction = trans1.direction ;
                                                                       opcodes_array_tb[j] = trans1.opcodes_array[j];
             serial_in = trans1.serial_in ;
                                                                        opcode = opcodes_array_tb[j];
             opcode
                        = trans1.opcode
64
                                                                        #45 sample data();
             rst
                        = trans1.rst
                                               ;
                                                                        sample data();
             sample data ();
                                                                        golden model();
             golden model ();
```

```
102
                                                                        opcode = trans1.opcode ;
                  rst
                                = 0:
                                                                        #20
                  red op A = 0;
                                                                        trans1.cvr gp.sample();
                  red op B = 0;
                                                                        #20
                  bypass A = 0;
106
                                                                        trans1.opcode = ROTATE ;
                  bypass B = 0;
                                                                        opcode = trans1.opcode ;
108
                                                                        #20
                  trans1.cvr gp.start();
                                                                        trans1.cvr gp.sample();
                  trans1.opcode = OR;
110
                                                                        #40
                  opcode = trans1.opcode;
111
                                                                       $display ("error counter = %0d " ,error counter );
112
                  #20
                                                                       $display ("correct counter = %0d " ,correct counter );
                  trans1.cvr_gp.sample();
113
                                                                       #100;
114
                  #20
115
                  trans1.opcode = XOR
116
                  opcode
                              = trans1.opcode
                                                                      $stop;
117
                  #20
118
                  trans1.cvr gp.sample();
                                                               146
119
                  #20
                                                                     task check result (input logic signed [5:0] expected result out , input [15:0] expected result leds );
120
                  trans1.opcode = ADD
                                                                      @(negedge clk );
121
                  opcode
                                = trans1.opcode
                                                                      @(negedge clk );
                  #20
122
                                                                      if( (expected result out != out) && (expected result leds != leds)
123
                  trans1.cvr gp.sample();
                  #20
124
                                                                           $display (":error");
125
                  trans1.opcode = MULT
                                                                           old count out = out ;
                  opcode
                                = trans1.opcode
126
                                                          ;
127
                  #20
                                                                           error counter = error counter +1;
                  trans1.cvr_gp.sample();
128
                                                                           test = 1 :
129
                  #20
                  trans1.opcode = SHIFT
130
```


```
158
           else
159
               begin
                   correct_counter = correct_counter + 1
                   old_count_out = out ;
161
                   test = 0;
162
               end
164
      endtask
        task sample_data ();
165
             if(rst || bypass_A || bypass_B)
166
             begin
               trans1.cvr_gp.stop();
168
170
             else
172
               trans1.cvr_gp.start();
               trans1.cvr_gp.sample();
             end
176
         endtask
```

```
task golden_model ();
          invalid = (((red_op_A | red_op_B) & (opcode[1] | opcode[2])) | (opcode[1] & opcode[2]))
          if (rst)
          check_result(0,0);
else if(bypass_A && bypass_B)
            if (INPUT_PRIORITY == "A")
            check_result(A,0);
              check_result(B,0);
          else if (bypass_A)
189
          check_result(A,0);
          else if (bypass_B)
          check_result(B,0);
          else if (invalid)
          check_result(0, hfffff);
          else begin
case (opcode)
               3'h0: begin
                 if (red_op_A && red_op_B)
                 begin
  if (INPUT PRIORITY == "A")
                    check_result(|A,0);
                      check_result(|B,0);
                                                               3'h4: begin
           3'h1: begin
                                                                 if (direction)
           if (red op A && red op B)
                                                                 check result({old count out[4:0], serial in},0);
           begin
             if (INPUT PRIORITY == "A")
                                                                 check result({serial in, old count out[5:1]},0);
             check result(^A,0);
                                                               end
                                                               3'h5: begin
               check result(^B,0);
                                                                 if (direction)
           end
                                                                 check result({old count out[4:0], old count out[5]},0);
           else if (red op A)
           check result(^A,0);
                                                                 check result({old count out[0], old count out[5:1]},0);
           else if (red op B)
           check result(^B,0);
                                                             endcase
           check result(A^B,0);
                                                   248
                                                         endtask
          end
                                                           task rest ();
          3'h2: begin
                                                             rst = 1;
           if(FULL ADDER == "ON")
                                                             #20
               check_result(A+B+cin,0);
                                                             rst = 0;
           else
                                                         endtask
               check result(A+B,0);
            end
                                                         endmodule
          3'h3: check result(A*B,0);
```

#### 5. Do File

```
1 vlib work
2 vlog ALSU.v ALSU_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.ALSU_tb -cover
4 add wave *
5 coverage save ALSU_tb.ucdb -onexit
6 run -all
```

#### 6. Waveform



# 7. Transcript


```
#
# error_counter = 0
# correct_counter = 1000000
```

```
Time: 3983980 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2467.
    Time: 3986300 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2468.
    Time: 3986340 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2469.
    Time: 3986380 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2470.
    Time: 3986420 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2471.
    Time: 3986460 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2472.
    Time: 3986500 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\/pack_ALSU::cla_ALSU::cvr_gp .ALU_cp.Bins_invalid' is 2473.
    Time: 3986540 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2474.
    Time: 3986580 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2475.
    Time: 3989180 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2476.
    Time: 3989220 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2477.
    Time: 3989260 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2478.
    Time: 3989300 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2479.
    Time: 3989340 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2480.
    Time: 3989380 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2481.
    Time: 3989420 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\/pack_ALSU::cla_ALSU::cvr_gp .ALU_cp.Bins_invalid' is 2482.
    Time: 3990100 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
```

⇒ All This Errors Resulting from Hitting the Illegal Bins.

#### 8. Code Coverage

```
=== File: ALSU.v
    Statement Coverage:
       Enabled Coverage
                                Active
                                                 Misses % Covered
       Stmts
                                   49
                                            49
                                                     a
                                                          100.0
LØ
                    Statement Coverage for file ALSU.v --
                                                  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, by
                                                  parameter INPUT_PRIORITY = "A";
                                                  parameter FULL_ADDER = "ON";
                                                  input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, dir
       4
                                                  input [2:0] opcode;
                                                  input signed [2:0] A, B;
                                                  output reg [15:0] leds;
                                                  output reg signed [5:0] out;
                                                  reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_
       10
                                                  reg [2:0] opcode_reg, A_reg, B_reg;
                                                  wire invalid_red_op, invalid_opcode, invalid;
       14
                                                  //Invalid handling
                                                  assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
                                        896366
       16
                                        856664
                                                  assign invalid = invalid_red_op | invalid_opcode;
       18
                                         494649
       19
                                                  //Registering input signals
       20
                                        1997369
                                                  always @(posedge clk or posedge rst) begin
       Branch Coverage:
           Enabled Coverage
                                        Active
                                                    Hits
                                                            Misses % Covered
           Branches
                                            30
                                                      30
                                                               0 100.0
          Branch Coverage for file ALSU.v --
                                 -----IF Branch-----
                                                             Count coming in to IF
           22
                                                 1997369
           22
                                                   19911
                                                              if(rst) begin
                                                 1977458
                                                               end else begin
       Branch totals: 2 hits of 2 branches = 100.0%
150
                    -----IF Branch-----
           49
                                                 2009908
                                                             Count coming in to IF
           49
                                                   29921
                                                              if(rst) begin
           52
                                                 1513995
                                                                   if (invalid)
                                                  465992
                                                                    else
       Branch totals: 3 hits of 3 branches = 100.0%
```



# 9. function Coverage

Covergroup instance \/pack_ALSU::cla_ALSU::cvr_g		100	
	100.0%	100	Covered
covered/total bins:	36	36	
missing/total bins:	0	36	
% Hit:	100.0%	100	
Coverpoint A_cp	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
bin A_data_0	1408	1	Covered
bin A_data_max	1371	1	Covered
bin A_data_min	1290	1	Covered
bin A_data_walkingones[-4]	337	1	Covered
bin A_data_walkingones[1]	261	1	Covered
bin A_data_walkingones[2]	334	1	Covered
default bin A_data_default	3780		Occurred
Coverpoint B_cp	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
bin B_data_0	1457	1	Covered
bin B_data_max	1373	1	Covered
bin B_data_min	1368	1	Covered
bin B_data_walkingones[-4]	364	1	Covered
<pre>bin B_data_walkingones[1]</pre>	368	1	Covered
bin B_data_walkingones[2]	320	1	Covered
default bin B_data_default	3797		Occurred
Coverpoint ALU_cp	100.0%	100	Covered
covered/total bins:	7	7	
missing/total bins:	0	7	
% Hit:	100.0%	100	
illegal_bin Bins_invalid	2482		Occurred
bin Bins_shift[SHIFT]	1291	1	Covered
<pre>bin Bins_shift[ROTATE]</pre>	1352	1	Covered
bin Bins_arith[ADD]	1444	1	Covered
bin Bins_arith[MULT]	1197	1	Covered
bin Bins_bitwise[OR]	1326	1	Covered
bin Bins_bitwise[XOR]	1367	1	Covered
bin Bins_trans	1	1	Covered
Coverpoint cin_cp	100.0%	100	Covered

_			
Coverpoint cin_cp	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin cin_data	10459	1	Covered
Coverpoint direction cp	100.0%	100	Covered
covered/total bins:	1	1	
missing/total bins:	0	1	
% Hit:	100.0%	100	
bin direction data	10459	1	Covered
Coverpoint serial_in_cp	100.0%	100	Covered
covered/total bins:	1	1	2272724
missing/total bins:	9	1	
% Hit:	100.0%	100	
bin serial_in_data	10459	100	Covered
Coverpoint red_op_A_cp	100.0%	100	Covered
coverpoint red_op_A_cp covered/total bins:	2	2	covereu
	9	2	
missing/total bins:			
% Hit:	100.0%	100	Coursed
bin red_op_A_LOW_data	5420	1	Covered
bin_red_op_A_HIGH_data	5039	1	Covered
Coverpoint red_op_B_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin red_op_B_LOW_data	5468	1	Covered
bin red_op_B_HIGH_data	4991	1	Covered
Cross add_mult_cp1	100.0%	100	Covered
covered/total bins:	3	3	
missing/total bins:	0	3	
% Hit:	100.0%	100	
bin zero_A_add	47	1	Covered
bin max_nega_add	45	1	Covered
bin max pos add	56	11	Covered
oin max_pos_add	56 400.0%	100	Covered
Cross opcode_cp2	100.0%		Covered
covered/total bins:	3	3	
missing/total bins:	0	3	
% Hit:	100.0%		
bin cin_add	1444	1	Covered
bin serialin_shift	1291	1	Covered
bin direction_shift_rota	2643		Covered
Cross or_xor_cp3	100.0%		Covered
covered/total bins:	2		
missing/total bins:	0		
% Hit:	100.0%	100	
bin or_xor_data_A	64	1	Covered
bin or_xor_data_B	60	1	Covered
Cross INVALID_cp4	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin Bins shift data	1842		Covered
bin Bins arith data	1978	1	Covered
TOTAL COVERGROUP COVERAGE: 100.0%	COVERGROUP TYPES: 1		

# Question 2

```
1
      Q2
      1)
      property prop1;
        @(posedge clk)
        disable iff (reset)
        a |-> ##2 b
      endproperty
          dollar1_ass1: assert property (prop1);
11
          dollar1 cover1: cover property (prop1);
12
13
      2)
14
      property prop2;
15
        @(posedge clk)
        disable iff (reset)
        a && b |-> ##[1:3] c
17
      endproperty
18
          dollar1_ass2: assert property (prop2)
21
          dollar1_cover2: cover property (prop2);
22
      3)
      property prop3;
24
        @(posedge clk)
25
        disable iff (reset)
26
        s11b |-> ##2 !b
27
      endproperty
          dollar1_ass3: assert property (prop3);
          dollar1 cover3: cover property (prop3);
    4.1)
    property decoder output one bit high;
     @(posedge clk)
     disable iff (reset)
     (countones(Y) == 1);
    endproperty
    dollar1 ass4: assert property (decoder output one bit high);
    dollar1 cover4: cover property (decoder output one bit high);
43
    4.2)
    property priority encoder valid low;
    @(posedge clk) disable iff (reset) (D == 4'b0000) |=> (valid == 0);
    endproperty
    dollar1_ass5: assert property (priority_encoder_valid_low);
    dollar1 cover5: cover property (priority encoder valid low);
```

# Question 3\_1

# > priority encoder

1. Code Design

```
module priority enc (
     input clk,
     input rst,
     input [3:0] D,
     output reg [1:0] Y,
     output reg valid
     );
     always @(posedge clk) begin
        if (rst)
10
11
         begin
          Y <= 2'b0;
12
13
          valid <= 1'b0;</pre>
14
          end
15
       else
          begin
17
          casex (D)
18
              4'b1000: Y <= 0;
19
              4'bX100: Y <= 1;
              4'bXX10: Y <= 2;
20
21
              4'bxxx1: Y <= 3;
              default: Y <= 2'b0;</pre>
22
          endcase
23
          valid <= (~|D)? 1'b0: 1'b1;
24
          end
25
     end
     endmodule
27
```

### 2. Verification plan

1	LABEL	<b>Description</b>	Stimulus Generation	Function check
2	case_1	when the reset is asserted . The output C value must be low && valid must be equal 0	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3	case_2	when D = 4'b1000 $$ . The output C value must be low && valid must be equal 1 $$	directed during the simulation	A checker in the testbench to make sure the output is correct
4	case_3	when D = 4'b0100 $$ . The output C value must be equal 1 $\&\&$ valid must be equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
5	case_4	when D = 4'b1010 $$ . The output C value must be equal 1 $\&\&$ valid must be equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
6	case_5	when D = 4'b0101 $$ . The output C value must be equal 1 $\&$ valid must be equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
7	case_6	when D = 4'b1000 $$ . The output C value must be low && valid must be equal 1 $$	directed during the simulation	A checker in the testbench to make sure the output is correct
8	case_7	when D = 4'b0000 $$ . The output C value must be low "default case" $\&\&$ valid must be equal 0	directed during the simulation	A checker in the testbench to make sure the output is correct

# 3. priority encoder Testbench

```
module priority_enc_tb ();
                clk
                 rst
   logic [3:0] D
   logic [1:0] Y
                valid;
integer correct_counter = 0;
integer error counter = 0;
priority_enc dut (
        .clk(clk),
        .rst(rst),
        D(D),
        .Y(Y),
        .valid(valid)
    );
   always #20 clk = ~clk;
   property prop1 ;
       @(posedge clk )
       disable iff (rst)
        ( D === 4'b1000 ) |=> (Y === 0) && valid;
   endproperty
   dollar1_ass: assert property (prop1);
   dollar1_cover: cover property (prop1);
   property prop2 ;
       @(posedge clk )
       disable iff (rst)
        (( D === 4*b0100 ) || ( D === 4*b1100 ) )|=> (Y === 1)&& valid;
   endproperty
   dollar2_ass: assert property (prop2);
   dollar2_cover: cover property (prop2)
```

```
58
        initial
                                                          D = 4'b0100;
              clk = 0;
                                                          @(negedge clk )
              D = 0;
              rest ();
                                                          D = 4'b1100;
                                                          @(negedge clk )
              D = 4'b1000;
              @(negedge clk )
                                                          D = 4'b0010;
                                                          @(negedge clk )
              D = 4'b0100;
              @(negedge clk )
                                                          D = 4'b1010;
                                                          @(negedge clk )
              D = 4'b1010;
              @(negedge clk )
                                                          D = 4'b0110;
                                                          @(negedge clk )
              D = 4'b1000;
              @(negedge clk )
                                                          D = 4'b1110;
                                                          @(negedge clk )
              D = 4'b0101;
              @(negedge clk )
              D = 4'b1000;
                                                          D = 4'b0001:
              @(negedge clk )
                                       110
                                                          @(negedge clk )
                                       111
                                                          D = 4'b1001;
                                       112
              D = 4'b0000;
                                       113
                                                          @(negedge clk )
              @(negedge clk )
                                       114
                                                          D = 4'b0101;
              D = 4'b1000;
                                      115
                                                          @(negedge_clk_)
                                      116
              @(negedge clk )
                     D = 4'b1101;
                     @(negedge clk )
                     D = 4'b0011;
                     @(negedge clk )
 123
                     D = 4'b1011;
                     @(negedge clk )
 126
                     D = 4'b0111;
 127
 128
                     @(negedge clk )
                     D = 4'b1111;
 130
                     @(negedge clk )
                     $display ("error_counter = %0d " ,error_counter );
$display ("correct_counter = %0d " ,correct_counter );
                     $stop;
                 task rest ();
                     rst = 0;
                     rst = 1;
                     check_result(2'b0 , 0 );
 141
                     rst = 0;
                 endtask
 144
 145
```

endmodule

## 4. Do File

- 1 vlib work
- vlog priority\_enc.v priority\_enc\_tb.svh +cover -covercells
- 3 vsim -voptargs=+acc work.priority\_enc\_tb -cover
- 4 add wave \*
- 5 coverage save priority\_enc\_tb.ucdb -onexit
- 6 run -all

#### 5. Waveform

<b>∳</b> dk	1'h1																
🔷 rst	1'h0																
<b>⊕-♦</b> D	4'h4	4'h0		4'h8		4h4		4'ha		4'h8		4'h5		4'h8		4"h0	4'h8
<b>₽</b> - <b>♦</b> Y	2'h1		2'h0				2h1		2'h2		2'h0		2h3		2'h0		
🔷 valid	1'h1																
<u>→</u> correct_counter	32'h00000001	32'h0000	0000	32'h0000	0001												
<b>I</b> -◆ error_counter	32'h00000000	32'h0000	0000														

## 6. assertion

▼Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads ATV	Assertion Expression	Induc
→ /priority_enc_tb/do	Concurrent	SVA	on	0	1		0B	08	0 ns	0 off	assert(@(posedge dk)	disable iff ( 🗸
→ /priority_enc_tb/do	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge clk)	disable iff ( 🗸
→ /priority_enc_tb/do	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge clk) (	disable iff ( 🗸
→ /priority_enc_tb/do	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge clk) (	disable iff ( 🗸
<u>→</u> /priority_enc_tb/do	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge clk) (	disable iff ( 🗸

# 7. Assertion coverage

- I territe	Lunguage	E IODICO	209	-	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		magni	empire re	ampre graper		remery rear		contraction   time	
<pre>/priority_enc_tb/do</pre>	SVA	1	Off	4	1	Unli	1	100%		√	0	0	0 ns	0
🙏 /priority_enc_tb/do	SVA	1	Off	3	1	Unli	1	100%		✓	0	0	0 ns	0
🙏 /priority_enc_tb/do	SVA	1	Off	5	1	Unli	1	100%		<b>\</b>	0	0	0 ns	0
🙏 /priority_enc_tb/do	SVA	1	Off	8	1	Unli	1	100%		<b>1</b>	0	0	0 ns	0
<pre>/priority_enc_tb/do</pre>	SVA	1	Off	1	1	Unli	1	100%		V.	0	0	0 ns	0

#### 8. Code Coverage

```
Statement Coverage:
   Enabled Coverage
                            Active
                                      Hits
                                              Misses % Covered
                                              0 100.0
   Stmts
                               9
                                       9
Statement Coverage for file priority enc.v --
                                               module priority enc (
                                               input clk,
input rst,
input [3:0] D,
output reg [1:0] Y,
output reg valid
   2
   6
   7
                                               );
                                              always @(posedge clk) begin
                                                if (rst)
   10
   11
                                                 begin
  Y <= 2'b0;
valid <= 1'b0;</pre>
   14
                                                 end
   15
                                                else
   16
                                                 begin
                                                 casex (D)
4'b1000: Y <= 0;
   18
                                                        4'bX100: Y <= 1;
   19
                 1
                                                        4'bXX10: Y <= 2;
4'bXXX1: Y <= 3;
default: Y <= 2'b0;
   20
                                         9
                                                 endcase
                                                 valid <= (~|D)? 1'b0: 1'b1;</pre>
   24
   25
                                                 end
                                               end
           Branch Coverage:
              Enabled Coverage
                                     Active
                                               Hits Misses % Covered
                                                          0
                                                                100.0
              Branches
           -----Branch Details-----
           Branch Coverage for file priority enc.v --
                    -----IF Branch-----
                                                     Count coming in to IF
              10
                                                 23
                                                      if (rst)
              10
                                                 1
                                                         else
           Branch totals: 2 hits of 2 branches = 100.0%
                  22 Count coming in to CASE
              17
              18
                          1
                                                  4
                                                                4'b1000: Y <= 0;
                                                                4'bX100: Y <= 1;
              19
                          1
                                                                4'bXX10: Y <= 2;
              20
                                                                4'bxxx1: Y <= 3;
              21
                                                  9
                                                                default: Y <= 2'b0;</pre>
           Branch totals: 5 hits of 5 branches = 100.0%
```

Transitions Toggle Coverage: Enabled Coverage	0 Active	0 Hits	0 Misses %	100.0 Covered	
Toggle Bins	18	18	0	100.0	
	====Toggle De	tails====	=======	========	===
Toggle Coverage for File price	ority_enc.v -				
Line		Node	1H->0	L 0L->1H	"Coverage"
2		clk		1 1	100.00
3		rst		1 1	100.00
4		D[3]		1 1	100.00
4		D[2]		1 1	100.00
4		D[1]		1 1	100.00
4		D[0]		1 1	100.00
5		Y[1]		1 1	100.00
5		Y[0]		1 1	100.00
6		valid		1 1	100.00

# Question 3\_2

# > Alu

1. Code Design

```
module ALU_4_bit (
1
13
14
15
                                        Add = 3'b00; // A + B
Sub = 3'b01; // A - B
Not_A = 3'b10; // ~A
ReductionOR_B = 3'b11; // |B
           localparam
           always @* begin
                case (Opcode)
22
23
24
25
26
27
28
                                             Alu_out = A + B;
                    Add:
                    Sub: Alu_out = A - B;
Not_A: Alu_out = ~A;
ReductionOR_B: Alu_out = |B;
                    default: Alu_out = 5'b0;
                endcase
           end // always @ *
31
32
33
34
35
           always @(posedge clk or posedge reset) begin
                if (reset)
                  C <= 5'b0;
                   C<= Alu_out;</pre>
```

# 2. Verification plan

1	LABEL	Description v	Stimulus Generation	Function check
2	case_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3	case_2	verifing maximum negative value on A and maximum negative value on B && Opcode equal 0 $$	directed during the simulation	A checker in the testbench to make sure the output is correct
4	case_3	verifing maximum negative value on A and ZERO value on B && Opcode equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
5	case_4	verifing maximum negative value on A and maximum positive value on B && Opcode equal 2	directed during the simulation	A checker in the testbench to make sure the output is correct
6	case_5	verifing ZERO value on A and maximum negative value on B && Opcode equal 3	directed during the simulation	A checker in the testbench to make sure the output is correct
7	case_6	verifing maximum positive value on A and ZERO value on B && Opcode equal 0	directed during the simulation	A checker in the testbench to make sure the output is correct
8	case_7	verifing ZERO value on A and ZERO value on B && Opcode equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
9	case_8	verifing maximum positive value on A and ZERO value on B && Opcode equal 2	directed during the simulation	A checker in the testbench to make sure the output is correct
10				

#### 3. Alu Testbench

```
module ALU_4_bit_tb ();
         \overline{\text{localparam MAXPOS}} = 7;
         localparam MAXNEG = -8;
         logic clk;
         logic reset;
         logic [1:0] Opcode;
         logic signed [3:0] A;
logic signed [3:0] B;
         logic signed [4:0] C;
         localparam
                          Add
                                             = 3*b00; // A + B
                                             = 3*b01; // A - B
                             Sub
                                              = 3 b10; // ~A
                          Not_A
12
         localparam
                          ReductionOR_B = 3'b11; // |B
     ALU_4_bit dut (
             .clk(clk),
             .reset(reset),
             .Opcode(Opcode),
             .A(A),
             .B(B),
         );
         always #20 clk = \sim clk;
         property prop1_Add;
             @(posedge clk)
             disable iff (reset)
             (Opcode === Add) |=> (C === ($past(A)+$past(B)));
           endproperty
           assert_add: assert property (prop1_Add);
           cover_add: cover property (prop1_Add) ;
```

```
property prop1_sub;
             @(posedge clk)
             disable iff (reset)
             (Opcode === Sub) |=> (C === ($past(A)-$past(B)));
           endproperty
           assert_sub: assert property (prop1_sub) ;
           cover_sub: cover property (prop1_sub) ;
44
           property prop1_not_A;
             @(posedge clk)
             disable iff (reset)
             (Opcode === Not A) |=> (C === (~\past(A)));
           endproperty
           assert_not_A: assert property (prop1_not_A);
           cover_not_A: cover property (prop1_not_A);
           property prop1_Reduc;
             @(posedge clk)
             disable iff (reset)
             (Opcode === ReductionOR B) |=> (C === (|$past(B)));
           endproperty
           assert_Reduc: assert property (prop1_Reduc);
           cover_Reduc: cover property (prop1_Reduc) ;
```

```
property prop1_reset;
              @(posedge clk)
              reset |=>
                           (C === 0);
            assert_reset: assert property (prop1_reset);
            cover_reset: cover property (prop1_reset) ;
71
72
          initial
              begin
                   clk = 0;
74
                   A = 0;
B = 0;
                   Opcode = 0;
77
78
                   rest();
                   reset = 0;
80
                   A = MAXNEG; B = MAXNEG;
83
                  @(negedge clk );
84
                   A = MAXNEG;
                   B = MAXPOS;
88
                  @(negedge clk );
                   B = MAXNEG;
                   A = MAXPOS;
94
                   @(negedge clk );
```

```
123
                 A = MAXPOS:
                                                           A = MAXNEG;
                 B = MAXPOS;
                                                           B = MAXPOS;
                 @(negedge clk );
                                                           @(negedge clk );
                                          128
                 A = MAXNEG;
                                                           B = MAXNEG;
                 B = 0;
                                                           A = MAXPOS;
                 @(negedge clk );
                                                           @(negedge clk );
                                                           A = MAXPOS;
                 A = 0;
                                                           B = MAXPOS;
                 B = 0;
                                                           @(negedge clk );
                 @(negedge clk );
                                                           A = MAXNEG;
                 A = MAXPOS;
                 B = 0;
                 @(negedge clk );
                                                           @(negedge clk );
                 reset = 0;
                                                           A = 0;
                                                           B = 0;
                 @(negedge clk );
                 Opcode = 1;
                                                           @(negedge clk );
                 A = MAXNEG;
                                                           A = MAXPOS;
                 B = MAXNEG;
                                                           B = 0;
                 @(negedge clk );
 122
                                                           Minegedge clk ).
                                                                 A = MAXPOS;
                @(negedge clk );
                                          189
                                                                 B = 0;
                Opcode = 2;
                A = MAXNEG;
                                          190
                B = MAXNEG;
                                          191
                                                                 @(negedge clk );
                @(negedge clk );
                                                                 reset = 0;
                                          193
                                           194
                A = MAXNEG;
                                                                 @(negedge clk );
                B = MAXPOS;
                                          197
                                                                 reset = 0;
                @(negedge clk );
167
                                                                 @(negedge clk );
                B = MAXNEG;
                                                                 Opcode = 3;
                                           200
                A = MAXPOS;
                                                                 A = MAXNEG;
170
                                                                 B = MAXNEG;
                @(negedge clk );
                                                                 @(negedge clk );
                A = MAXPOS;
                B = MAXPOS;
                                                                 A = MAXNEG;
                                           206
                                                                 B = MAXPOS;
176
                @(negedge clk );
                                          208
                                                                 @(negedge clk );
                                          209
178
                A = MAXNEG;
                                          210
                B = 0;
                                          211
                                                                 B = MAXNEG;
                                                                 A = MAXPOS;
                                           212
                @(negedge clk );
                                           213
                                           214
                                                                 @(negedge clk );
                A = 0;
                                           215
                B = 0;
                                                                 A = MAXPOS;
                                                                 B = MAXPOS;
                                           217
                @(negedge clk );
```

```
A = MAXNEG;
219
                    B = 0;
                   @(negedge clk );
220
221
                    A = 0;
                   B = 0;
222
223
                   @(negedge clk );
224
225
                   A = MAXPOS;
                   B = 0;
226
227
                   @(negedge clk );
228
229
                   Opcode = 0;
230
                   @(negedge clk );
                   $stop();
231
               end
232
               task rest ();
233
234
                   reset = 0;
235
                    reset = 1;
236
237
                   #40;
238
                    reset = 0;
239
240
               endtask
241
242
       endmodule
243
```


#### 1. Do File

```
vlib work
vlog ALU.v alu_tb.sv +cover -covercells
vsim -voptargs=+acc work.ALU_4_bit_tb -cover
add wave *
coverage save alu_tb.ucdb -onexit
run -all
```


#### 3. Waveform

<b>~</b>	maga																								
♦ dk	1'h1		Л		T		Л			П	Л		T		$\prod$		Т		Л			╙		山	
💠 reset	1'h0																								
<b>₽</b> -∜ Opcode	2'h2	2'h0							2h1						2'h	2						2h3			
<b>⊞-</b> ∳ A	4'h7	4'h0	4'h8	4h7		4h8	4'h0 4	th7	4'h8	(4	h7	4'h8	4'h0	4h7	4h	3	4h7		4h8 (4h	0 (4h)	1	/4'h8		4h7	
<b>₽-</b> ♦ B	4'h0	4'h0	4"h8 (4"h	7 (4h8	(4h7	4'h0			4'h8	4h7 (	h8 (4h	7 (4'h0			(4h	3 ( <mark>4</mark> h7	(4'h8	4h7	4h0			(4h8	(4h7	(4h8 )	4h7
<b>⊞-∲</b> C	5'h18	5'h00	5h10	5h1f	51	10e (5'h)	8 (5'	5'h07	(51	00 (5'	(5'h0f	5'h00 (5	<b>'</b> (51	h00 (5°h07	7		(51	18	5h07	5h1f (	5'h18	(5)	h01		
<u>→</u> → correct_counter	32'h00000000	32'h000	00000																						
<b>-</b> → error_counter	32'h00000000	32'h000	00000																						

#### 4. Assertion



# 5. Assertion coverage



#### 6. Code Coverage

```
Enabled Coverage
                                            Misses % Covered
                                             0 100.0
   Stmts
  ------Details-----
Statement Coverage for file ALU.v --
                                             module ALU_4_bit (
                                                input clk,
input reset,
input [1:0] Opcode, // The opcode
input signed [3:0] A, // Input data A in 2's complement
input signed [3:0] B, // Input data B in 2's complement
   8
9
10
                                                output reg signed [4:0] C // ALU output in 2's complement
                                               reg signed [4:0]
                                                                       Alu_out; // ALU output in 2's complement
                                                                       Add = 3'b00; // A + B
Sub = 3'b01; // A - B
Not_A = 3'b10; // ~A
                                               localparam
   15
16
                                               localparam
                                               localparam
                                                                       ReductionOR B = 3'b11; // |B
                                               localparam
                                               // Do the operation
                                               always @* begin
                                                  case (Opcode)
                                                                    Alu_out = A + B;
Alu_out = A - B;
Alu_out = ~A;
   22
23
                                                    Add:
                                                      Sub:
                                                      Not A:
                                                      ReductionOR B: Alu out = |B;
                                                     default: Alu out = 5'b0;
 Branch Coverage:
     Enabled Coverage
                                   Active
                                                Hits
                                                        Misses % Covered
                                                              0
     Branches
                                        6
                                                                    100.0
 -----Branch Details-----
 Branch Coverage for file ALU.v --
                -----CASE Branch-----
                                                         Count coming in to CASE
     21
                                                  30
                                                                     Add:
                                                                                      Alu out = A + B;
                                                                                      Alu_out = A - B;
     23
                                                                     Sub:
                                                                                     Alu out = ~A;
     24
                                                                    Not A:
                                                                    ReductionOR B: Alu_out = |B;
                                                                  default: Alu_out = 5'b0;
     26
 Branch totals: 4 hits of 4 branches = 100.0%
                    -----IF Branch-----
     32
                                                          Count coming in to IF
     32
                                                               if (reset)
                                                                else
 Branch totals: 2 hits of 2 branches = 100.0%
```

#### Toggle Coverage: Enabled Coverage Active Hits Misses % Covered Toggle Bins 100.0 Toggle Coverage for File ALU.v --Node 1H->OL OL->1H "Coverage" Line clk 1 1 reset 1 1 Opcode[1] 1 1 Opcode[0] 1 1 A[3] 1 1 A[2] 1 1 100.00 100.00 100.00 100.00 100.00 100.00 A[1] 100.00 A[0] 100.00 6 B[3] 100.00 B[2] B[1] 100.00 100.00 6 B[0] 100.00 C[4] 100.00 C[3] 8 100.00 100.00 C[1] 8 100.00 C[0] 100.00 Alu\_out[4] 12 100.00 Alu\_out[3] Alu\_out[2] 12 100.00 100.00 12 Alu\_out[1] 100.00 12 Alu\_out[0] 100.00 DIRECTIVE COVERAGE: Design Design Lang File(Line) Count Status Unit UnitType ALU\_4\_bit\_tb Verilog SVA alu\_tb.sv(41) 8 Covered ALU\_4\_bit\_tb Verilog SVA alu\_tb.sv(51) 8 Covered ALU\_4\_bit\_tb Verilog SVA alu\_tb.sv(60) 9 Covered ALU\_4\_bit\_tb Verilog SVA alu\_tb.sv(70) 7 Covered ALU\_4\_bit\_tb Verilog SVA alu\_tb.sv(78) 1 Covered /ALU\_4\_bit\_tb/cover\_add /ALU\_4\_bit\_tb/cover\_sub /ALU\_4\_bit\_tb/cover\_not\_A /ALU\_4\_bit\_tb/cover\_Reduc /ALU\_4\_bit\_tb/cover\_reset

TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 5

# Question 4

# > Counter

#### 1. Code Design

#### 2. Interface

```
interface counter_inter(clk);

parameter WIDTH = 4;
input clk;
logic rst_n;
logic load_n;
logic up_down;
logic ce;
logic [WIDTH-1:0] data_load;
logic [WIDTH-1:0] count_out;
logic max_count;
logic zero;

modport TEST (output rst_n, load_n, up_down , ce , data_load , input count_out , max_count , zero , clk );
modport DUT (input rst_n, load_n, up_down , clk , ce , data_load , output count_out , max_count , zero );
modport MONITOR (input rst_n, load_n, up_down , clk , ce , data_load , count_out , max_count , zero );
endinterface
```

#### 3. Top module

```
module TOP_counter ();
        bit clk;
        initial begin
            clk = 0;
            forever
            #1 clk = ~clk;
          end
          counter_inter counter_if (clk);
          counter DUT (counter_if);
11
          bind counter sva_t sva (counter_if);
12
          counter_tb test (counter_if);
13
14
15
     endmodule
16
```

#### 4. Testbench

```
import pack count::*;
     module counter tb(counter inter.TEST counter if);
       integer i :
       logic [counter if.WIDTH:0] old count out;
         cla count trans1 = new() ;
         initial begin
       forever
       begin
         #20;
       trans1.clk = counter if.clk;
10
11
12
       end
13
       initial begin
14
         rest ();
15
         @(posedge counter if.clk );
16
         for(i=0; i<1000 ;i=i+1) begin
17
           trans1.randomize();
           //@(negedge counter if.clk );
18
           //trans1.print();
19
           counter_if.data_load = trans1.data load ;
20
           counter if.ce = trans1.ce ;
21
22
           counter if.up down = trans1.up down ;
23
           counter if.load n = trans1.load n;
24
           counter if.rst n = trans1.rst n;
25
           @(negedge counter_if.clk );
26
           trans1.count out = counter if.count out ;
27
28
         $stop ;
29
       end
30
       task rest ();
31
         counter_if.rst_n = 1;
32
33
         counter_if.rst_n = 0;
34
     endtask
35
     endmodule
```

Package

```
package pack_count;
         class cla count ;
           parameter WIDTH = 4;
                 logic [WIDTH-1:0] data_load ;
           rand
           rand
                 logic
                                   ce;
                                   up down;
           rand
                 logic
           rand
                                   load n;
           rand logic
                                   rst n;
           bit
                                   clk;
                         [WIDTH-1:0] count_out;
           parameter max value = {{WIDTH{1'b1}}} ;
11
12
           parameter zero = 0;
           constraint enable {ce dist {1:/70 , 0:/30 } ; }
           constraint load {load n dist {1:/30 , 0:/70 } ; }
15
           constraint rst {rst_n dist {1:/99 , 0:/1 } ; }
           covergroup covgr @(posedge clk) ;
             load n cp : coverpoint load n {
               bins cove asserted = {0};
           count out cp1 : coverpoint count out iff (rst n&&ce&&up down) ;
           count out cp2 : coverpoint count out iff(rst n && ce && up down)
             bins max zero = (max value => zero);
           count out cp3 : coverpoint count out iff(rst n && ce && !up down) ;
           count_out_cp4 : coverpoint count_out iff(rst_n && ce && !up_down)
             bins zero_max = ( zero => max_value );
         endgroup
               function new();
                 covgr = new();
               endfunction
             endclass
     endpackage
```

```
dule sva_t(counter_inter.DUT counter_if);
            @(posedge counter_if.clk )
            disable iff (!counter_if.rst_n)
            (!counter_if.load_n) |=> (counter_if.count_out === $past(counter_if.data_load));
         endproperty
        dollar1_ass: assert property (prop1);
        dollar1_cover: cover property (prop1);
            @(posedge counter_if.clk )
            disable iff (!counter_if.rst_n)
            (counter_if.load_n && !counter_if.ce) |=> counter_if.count_out === $past(counter_if.count_out);
        dollar2_ass: assert property (prop2);
         dollar2_cover: cover property (prop2);
        property prop3 ;
            @(posedge counter_if.clk )
            disable iff (!counter_if.rst_n)
            (counter_if.load_n && counter_if.ce && counter_if.up_down) |=> (counter_if.count_out === $past(counter_if.count_out) + 1 b1);
        dollar3_ass: assert property (prop3);
        dollar3_cover: cover property (prop3);
         property prop4 ;
            @(posedge counter_if.clk )
            disable iff (!counter_if.rst_n)
            (counter_if.load_n && counter_if.ce && !counter_if.up_down) |=> (counter_if.count_out === $past(counter_if.count_out) - 1 b1 );
         dollar4_ass: assert property (prop4);
          property prop5;
          @(posedge counter_if.clk) (!counter_if.rst_n) |=> (counter_if.count_out === 0) ;
          endproperty
          dollar5 ass: assert property (prop5);
          dollar5 cover: cover property (prop5);
          property prop6;
          @(posedge counter if.clk) ( counter if.count out === {counter if.WIDTH{1'b1}} ) |-> counter if.max count ;
          dollar6 ass: assert property (prop6);
          dollar6 cover: cover property (prop6);
          property prop7;
          @(posedge counter if.clk) ( counter if.count out === 0 )|-> counter if.zero;
          endproperty
          dollar7 ass: assert property (prop7);
          dollar7_cover: cover property (prop7);
      endmodule
57
```


#### 7. Do File

```
vlog counter.sv counter_tb.sv sva_t.sv TOP_counter.sv counter_inter.sv pack_count.sv +cover -covercells
vsim -voptargs=+acc work.TOP_counter -cover
add wave *
coverage save TOP_counter.ucdb -onexit
add wave -position insertpoint \
sim:/TOP_counter/DUT/counter_if/WIDTH \
sim:/TOP_counter/DUT/counter_if/clk \
sim:/TOP_counter/DUT/counter_if/rst_n \
sim:/TOP_counter/DUT/counter_if/load_n \
sim:/TOP_counter/DUT/counter_if/up_down \
sim:/TOP_counter/DUT/counter_if/ce \
sim:/TOP_counter/DUT/counter_if/data_load \
sim:/TOP_counter/DUT/counter_if/count_out \
sim:/TOP_counter/DUT/counter_if/max_count \
sim:/TOP_counter/DUT/counter_if/zero
run -all
```


## 8. Verification plan

	А	В	С	D	E
1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	COUNTER_1	When the reset is asserted, the output counter value should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.	-	A checker in the testbench to make sure the output is correct
3	COUNTER_2	When the load is asserted, the output count_out should take the value of the load_data input	Randomization under constraints on the load signal to be off 70% of the time	Cover all values of load data	A checker in the testbench to make sure the output is correct
4	COUNTER_3	When the load/reset is deasserted, the output count_out increment as long as the enable is active and up_down is high	Randomization for up_down, and randomization for enable to be 70% of the time	Cover all values of count_out, and transition bin from max to zero	A checker in the testbench to make sure the output is correct
5	COUNTER_4	When the load/reset is deasserted, the output count_out increment as long as the enable is active and up_down is low	Randomization for up_down, and randomization for enable to be 70% of the time	Cover all values of count_out, and transition bin from zero to max	A checker in the testbench to make sure the output is correct


#### 9. Waveform



#### 10.Assertion



#### 11. Assertion coverage



# 12. Code Coverage

```
=== File: counter.v
Statement Coverage:
   Enabled Coverage
                              Active
                                          Hits Misses % Covered
   Stmts
                                                       0 100.0
Statement Coverage for file counter.v --
                                                   // Author: Kareem Waseem
                                                   // Course: Digital Verification using SV & UVM
                                                   // Description: Counter Design
                                                   module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
                                                   parameter WIDTH = 4;
                                                   input clk;
   10
                                                   input rst_n;
   12
                                                   input load n;
                                                   input up_down;
                                                   input ce;
                                                   input [WIDTH-1:0] data_load;
   16
                                                   output reg [WIDTH-1:0] count_out;
                                                   output max_count;
                                                   output zero;
```

```
Branch Coverage:
        Enabled Coverage
                                     Active
                                                Hits
                                                         Misses % Covered
53
54
        Branches
                                                         0 100.0
                                    =Branch Details==
    Branch Coverage for file counter.v --
               -----IF Branch-----
                                              1000 Count coming in to IF
7 if (!rst_n)
707 else if (!load_n)
196 else if (ce)
                                                          All False Count
    Branch totals: 4 hits of 4 branches = 100.0%
                               -----IF Branch----
    26
26
                                                 196 Count coming in to IF
                                                          if (up_down)
else
    Branch totals: 2 hits of 2 branches = 100.0%
                    -----IF Branch-----
                                                 906 Count coming in to IF
5 assign max count = (co
     32
32
32
                                                          assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
                                                          assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
                                                  901
    Branch totals: 2 hits of 2 branches = 100.0%
                       -----IF Branch----
                                                 906
11
895
                                                          Count coming in to IF
                                                          assign zero = (count_out == 0)? 1:0;
assign zero = (count_out == 0)? 1:0;
    Branch totals: 2 hits of 2 branches = 100.0%
```

101	Toggle Coverage:				
102	Enabled Coverage	Active Hits	Misses % Co	overed	
103					
104	Toggle Bins	46 46	0	100.0	
105					
106		=====loggle Details=====			
107					
108	Toggle Coverage for File c	ounter.v			
109					
110	Line	Node	1H->0L	0L->1H	"Coverage"
111 112	10	clk	1	1	100.00
113	11	rst n	1	1	100.00
114	12	load n	1	1	100.00
115	13	up down	1	_ 1	100.00
116	14	ce		_ 1	100.00
117	15	data load[7]	1	1	100.00
118	15	data_load[6]	1	1	100.00
119	15	data_load[5]	1	1	100.00
120	15	data_load[4]	1	1	100.00
121	15	data_load[3]	1	1	100.00
122	15	data_load[2]	1	1	100.00
123	15	data_load[1]	1	1	100.00
124	15	data_load[0]	1	1	100.00
125	16	count_out[7]	1	1	100.00
126	16	count_out[6]	1	1	100.00
127	16	count_out[5]	1	1	100.00
128	16	count_out[4]	1	1	100.00
129	16	count_out[3]	1	1	100.00
130	16	count_out[2]	1	1	100.00
131	16	count_out[1]	1	1	100.00
132	16	count_out[0]	1	1	100.00
133	17	max_count	1	1	100.00
134	18	zero	1	1	100.00
135					

## 13. function Coverage

547	bin max_zero	3143	1	Covered	
548	Coverpoint count_out_cp3	100.0%	100	Covered	
549	covered/total bins:	16	16		
550	missing/total bins:	0	16		
551	% Hit:	100.0%	100		
552	bin auto[0]	24240	1	Covered	
553	bin auto[1]	21882	1	Covered	
554	bin auto[2]	21698	1	Covered	
555	bin auto[3]	21219	1	Covered	
556	bin auto[4]	21348	1	Covered	
557	bin auto[5]	21608	1	Covered	
558	bin auto[6]	21505	1	Covered	
559	bin auto[7]	21246	1	Covered	
560	bin auto[8]	21160	1	Covered	
561	bin auto[9]	21547	1	Covered	
562	bin auto[10]	21228	1	Covered	
563	bin auto[11]	21532	1	Covered	
564	bin auto[12]	21783	1	Covered	
565	bin auto[13]	21157	1	Covered	
566	bin auto[14]	21535	1	Covered	
567	bin auto[15]	21905	1	Covered	
568	Coverpoint count_out_cp4	100.0%	100	Covered	
569	covered/total bins:	1	1		
570	missing/total bins:	0	1		
571	% Hit:	100.0%	100		
572	hin zero_may	3330	1	Covered	
5 <mark>'</mark> '3					
5''4	TOTAL COVERGROUP COVERAGE: 100.0% COVERGRO	OUP TYPES: 1			
5 75					

# 14. assertion coverage

```
DIRECTIVE COVERAGE:
                                                       Lang File(Line)
                                        Design Design
                                                                            Count Status
Name
                                        Unit
                                               UnitType
/TOP_counter/DUT/sva/dollar1_cover
                                        sva_t Verilog SVA sva_t.sv(9)
                                                                              672 Covered
/TOP_counter/DUT/sva/dollar2_cover
                                        sva_t Verilog SVA sva_t.sv(19)
                                                                               80 Covered
                                              Verilog SVA sva t.sv(29)
/TOP counter/DUT/sva/dollar3 cover
                                        sva t
                                                                              129 Covered
/TOP counter/DUT/sva/dollar4 cover
                                        sva t
                                              Verilog SVA sva t.sv(38)
                                                                               93 Covered
                                        sva t
/TOP_counter/DUT/sva/dollar5_cover
                                              Verilog SVA sva_t.sv(45)
                                                                               13 Covered
/TOP_counter/DUT/sva/dollar6_cover
                                        sva t
                                              Verilog SVA sva_t.sv(52)
                                                                               53 Covered
                                        sva t Verilog SVA sva t.sv(59)
/TOP_counter/DUT/sva/dollar7_cover
                                                                              110 Covered
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 7
```