# **Project**

# Class-Based Verification for a Synchronous FIFO USING SYSTEMVERILOG

By: Mohamed Sayed Mohamed Soliman

# **Contents**

1.	Introduc	ction to the Synchronous FIFO	3				
2.	Design F	RTL code include the assertion	5				
3.	verificat	7					
4.	Verificat	ion code					
	4.1.	Top design	7				
	4.2.	Interface	8				
<ol> <li>4.</li> <li>5.</li> <li>6.</li> </ol>	4.3.	FIFO_transaction packag	8				
	4.4.	FIFO_coverage package	9				
	4.5.	FIFO_scoreboard package	10				
	4.6.	Testbench	11				
	4.7.	Monitor	12				
	4.8.	Shared package	13				
5.	Do file		14				
6.	Wavefor	m	14				
7.	Transcript1						
8.	Assertio	n	15				
9.	Assertio	n coverage	15				
10	. Functio	n coverage	16				
11	. Code Co	overage	16				

# 1. Introduction to the Synchronous FIFO

A Synchronous FIFO (First-In-First-Out): is a fundamental hardware component used in digital systems for data buffering and transferring between different subsystems. It ensures that data is read in the same order as it was written, and both write and read operations are synchronized to a common clock. This makes it particularly useful for applications where data flow needs to be managed in a controlled and sequential manner, often between two devices or subsystems operating at different speeds but synchronized to the same clock.

### **Key Features of a Synchronous FIFO:**

- 1. **Single Clock Domain**: Both read and write operations are synchronized to the same clock signal, eliminating the need for complex clock domain crossing techniques.
- 2. **Data Storage**: The FIFO stores data in an internal memory (typically implemented as a register array or RAM). The depth (number of entries) and width (bits per entry) of the FIFO can be parameterized to fit the specific requirements of the application.

#### 3. Control Flags:

- Full: Indicates the FIFO is full and cannot accept more write operations until space is freed by reading.
- Empty: Indicates the FIFO is empty and no data is available for reading.
- Almost Full/Almost Empty: Optional flags that provide an early warning before the FIFO becomes completely full or empty.
- 4. **Read/Write Pointers**: The FIFO internally maintains pointers for tracking the current positions for reading and writing, ensuring data is managed in a circular buffer fashion.

### **Applications of Synchronous FIFO:**

- Data Rate Matching: Used between subsystems with different data rates but synchronized clocks (e.g., between a CPU and a memory controller).
- **Buffering**: Temporary storage for bursty data streams or packet data, smoothing out fluctuations in data rates.
- Pipeline Processing: Helps in decoupling stages of a digital pipeline, allowing one stage to write data while the next stage reads it at a different rate.

### **Operational Overview:**

- Write Operation: Data is written to the FIFO at the location pointed to by the write pointer. After a successful write, the write pointer increments, and the **full** flag is updated if necessary.
- Read Operation: Data is read from the FIFO at the location pointed to by the read pointer. The read pointer increments after a read operation, and the empty flag is updated accordingly.

The FIFO must manage these operations without data loss or overwriting, maintaining data integrity across various conditions.

### **Design Considerations:**

- **Depth**: The size of the FIFO (number of entries) is chosen based on the maximum burst length or data buffering requirements of the system.
- Width: The data width is parameterized, depending on the size of the data being transferred (e.g., 8-bit, 16-bit, or 32-bit).
- **Latency**: The delay between a write or read request and when the data becomes available is minimal in a well-designed FIFO.

Synchronous FIFOs are widely used in digital designs, including networking hardware, processors, and communication systems, where reliable and ordered data transfer is critical.

# 2. Design RTL code include the assertion

```
module FIFO(FIFO inter.DUT FIFO if);
      localparam max fifo_addr = $clog2(FIFO_if.FIFO_DEPTH);
11
12
      reg [FIFO if.FIFO WIDTH-1:0] mem [FIFO if.FIFO DEPTH-1:0];
13
      reg [max fifo addr-1:0] wr ptr, rd ptr;
14
15
      reg [max fifo addr:0] count;
      always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
17
18
           if (!FIFO if.rst n) begin
                wr_ptr <= 0;
19
20
           end
           else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
21
                mem[wr_ptr] <= FIFO_if.data in;</pre>
22
                FIFO if.wr ack <= 1;
23
                wr_ptr <= wr_ptr + 1;
24
25
           else begin
26
27
                FIFO if.wr ack <= 0;
                if (FIFO if.full && FIFO_if.wr_en)
                FIFO_if.overflow <= 1;</pre>
29
                else
                FIFO if.overflow <= 0;
31
32
           end
      end
     always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
         if (!FIFO_if.rst_n) begin
             rd_ptr <= 0;
             FIFO_if.data_out <= 0;
         else if (FIFO_if.rd_en && count != 0) begin
             FIFO_if.data_out <= mem[rd_ptr];</pre>
             rd_ptr <= rd_ptr + 1;
43
             if (FIFO_if.empty && FIFO_if.rd_en)
             FIFO if.underflow <= 1;
             FIFO if.underflow <= 0;
         end
     end
     always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
         if (!FIFO_if.rst_n) begin
             count <= 0;
                ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2 b10) && !FIFO_if.full)
                 count <= count + 1;</pre>
             else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && !FIFO_if.empty)
    count <= count - 1;</pre>
             else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.empty)
| count <= count + 1;
             else if ( ({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.full)
64
                 count <= count - 1;</pre>
```

```
assign FIFO if.full = (count == FIFO if.FIFO DEPTH)? 1 : 0;
     assign FIFO if.empty = (count == 0)? 1 : 0;
     assign FIFO if.almostfull = (count == FIFO if.FIFO DEPTH-1)? 1:0;
70
     assign FIFO if.almostempty = (count == 1)? 1:0;
             property prop1 ;
                 @(posedge FIFO if.clk )
                 disable iff (!FIFO if.rst n)
                 (FIFO if.wr en && count < FIFO if.FIFO DEPTH) |=> (FIFO if.wr ack );
             endproperty
             prop1 assertion: assert property (prop1);
             prop1 cover: cover property (prop1);
80
             property prop2;
                 @(posedge FIFO if.clk )
                 disable iff (!FIFO if.rst n)
                 ( FIFO if.full && FIFO if.wr en ) |=> (FIFO if.overflow );
             endproperty
             prop2 assertion: assert property (prop2);
             prop2 cover: cover property (prop2);
```

```
always comb begin
   if (count == 0) begin
       prop3 assertion : assert (FIFO if.empty && !FIFO if.full && !FIFO if.almostempty && !FIFO if.almostfull) ;
                       : cover (FIFO if.empty && !FIFO if.full && !FIFO if.almostempty && !FIFO if.almostfull)
        prop3 cover
    if (count == 1) begin
       prop4 assertion : assert (!FIFO if.empty && !FIFO if.full && FIFO if.almostempty && !FIFO if.almostfull);
                       : cover (!FIFO if.empty && !FIFO if.full && FIFO if.almostempty && !FIFO if.almostfull)
        prop4 cover
    if (count == FIFO if.FIFO DEPTH-1) begin
       prop5_assertion : assert (!FIFO_if.empty && !FIFO if.full && !FIFO if.almostempty && FIFO if.almostfull);
                       : cover (!FIFO if.empty && !FIFO if.full && !FIFO if.almostempty && FIFO if.almostfull)
        prop5 cover
    if (count == FIFO if.FIFO DEPTH) begin
       prop6 assertion : assert (!FIFO if.empty && FIFO if.full && !FIFO if.almostempty && !FIFO if.almostfull);
                       : cover (!FIFO if.empty && FIFO if.full && !FIFO if.almostempty && !FIFO if.almostfull)
        prop6 cover
end
```

```
property prop7 ;
    @(posedge FIFO_if.clk )
    disable iff (!FIFO if.rst n)
    (FIFO_if.empty && FIFO_if.rd_en) |=> ( FIFO_if.underflow );
endproperty
prop7_assertion: assert property (prop7);
prop7_cover: cover property (prop7);
property prop8 ;
    @(posedge FIFO if.clk )
    disable iff (!FIFO if.rst n)
    (FIFO_if.wr_en && !FIFO_if.rd_en && !FIFO_if.full ) |=> ( count === ($past(count) + 1 ) );
endproperty
prop8_assertion: assert property (prop8);
prop8_cover: cover property (prop8);
property prop9 ;
   @(posedge FIFO_if.clk )
    disable iff (!FIFO if.rst n)
    ( !FIFO_if.wr_en && FIFO_if.rd_en && !FIFO_if.empty ) |=> ( count === ($past(count) - 1 ) );
endproperty
prop9 assertion: assert property (prop9);
prop9_cover: cover property (prop9);
property prop10;
    @(posedge FIFO if.clk )
```

```
property prop10;

@(posedge FIFO_if.clk )

disable iff (!FIFO_if.rst_n)

(FIFO_if.wr_en && FIFO_if.rd_en && FIFO_if.empty ) |=> (count === ($past(count) + 1 ));

endproperty

prop10_assertion: assert property (prop10);

prop10_cover: cover property (prop10);

property prop11;

@(posedge FIFO_if.clk )

disable iff (!FIFO_if.rst_n)

(FIFO_if.wr_en && FIFO_if.rd_en && FIFO_if.full ) |=> (count === ($past(count) - 1 ));

endproperty

prop11_assertion: assert property (prop11);

prop11_cover: cover property (prop11);

prop11_cover: cover property (prop11);
```

# 3. Verification plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
	When the reset is asserted, the output value should be low & All the location of	Directed at the start of the sim, then randomized	-	A check_data function in the FIFO_scoreboard to make sure
FIFO_1	FIFO is cleard	with constraint that drive the reset to be off most		the output is correct
		of the simulation time.		
FIFO 2	When the write enable is asserted , the read enable is deasserted and not full	Randomization under constraints on the data_in	include cover point for the wr_en	A check_data function in the FIFO_scoreboard to make sure
1110_2	so we will write data_in inside the FIFO	& write enable	signal & all flag signal	the output is correct
	When the write enable is deasserted , the read enable is asserted and not	Randomization under constraints for read enable	include cover point for the rd_en	A check_data function in the FIFO_scoreboard to make sure
FIFO_3	empty so we will read from the FIFO & get the value to be stored in data_out	signal	signal & all flag signal	the output is correct
	signal			
	When the write enable is asserted && the read enable is asserted at the	-	-	A check_data function in the FIFO_scoreboard to make sure
FIFO_4	same time we then concentrate on the output flag => if full = 1 then the			the output is correct
	priority will be for read else if empty = 1 then the priority will be for write			

### 4. Verification code

### 4.1. Top design

```
module TOP FIFO ();
 1
         bit clk;
         initial begin
             clk = 0;
             forever
               #10 clk = ~clk;
7
           end
           FIFO_inter FIFO_if (clk);
10
           FIFO DUT (FIFO_if);
11
           FIFO_monitor mon (FIFO_if);
12
           FIFO tb test (FIFO if);
13
14
     endmodule
15
```

#### 4.2. Interface

```
interface FIFO_inter(clk);

parameter FIFO_MIDTH = 16;
parameter FIFO_MIDTH = 8;

input clk;

logic [FIFO_MIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_MIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input clk, rst_n, wr_en, rd_en , data_in , output data_out , wr_ack, overflow , full, empty, almostfull, almostempty, underflow );

modport TEST (output rst_n, wr_en, rd_en , data_in , input clk, data_out , wr_ack, overflow , full, empty, almostfull, almostempty, underflow );

modport MONITOR (input clk, rst_n, wr_en, rd_en , data_in , data_out , wr_ack, overflow , full, empty, almostfull, almostempty, underflow );

modport MONITOR (input clk, rst_n, wr_en, rd_en , data_in , data_out , wr_ack, overflow , full, empty, almostfull, almostempty, underflow);

endinterface
```

#### 4.3. FIFO transaction package

```
package pack FIFO transaction;
         class FIFO_transaction ;
           parameter FIFO WIDTH = 16;
           parameter FIFO DEPTH = 8;
           bit clk:
           rand logic [FIFO WIDTH-1:0] data in;
           rand logic rst n, wr en, rd en;
           logic [FIFO_WIDTH-1:0] data out;
11
           logic wr ack, overflow;
           logic full, empty, almostfull, almostempty, underflow;
12
           integer RD EN ON DIST, WR EN ON DIST;
13
           function new( integer RD EN ON DIST = 30 , integer WR EN ON DIST = 70 );
             this.RD EN ON DIST = RD EN ON DIST;
             this.WR_EN_ON_DIST = WR_EN_ON_DIST;
           endfunction
20
           constraint write {wr en dist {1:/(WR EN ON DIST) , 0:/(100-WR EN ON DIST)
           constraint read {rd_en dist {1:/(RD_EN_ON_DIST) , 0:/(100-RD_EN_ON_DIST)
22
           constraint rst {rst_n dist {1:/99 , 0:/1 } ; }
25
         endclass
26
     endpackage
```

#### 4.4. FIFO\_coverage package

```
oackage pack_FIFO_coverage;
         import pack_FIFO_transaction::*;
 4
           class FIFO_coverage ;
              FIFO_transaction F_cvg_txn = new();
              covergroup cvr_gp ;
                wr_en_cp : coverpoint F_cvg_txn.wr_en ;
11
                rd_en_cp : coverpoint F_cvg_txn.rd_en
                wr ack_cp : coverpoint F_cvg_txn.wr_ack ;
12
                overflow_cp : coverpoint F_cvg_txn.overflow;
                full_cp : coverpoint F_cvg_txn.full ;
                empty_cp : coverpoint F_cvg_txn.empty ;
                almostfull_cp : coverpoint F_cvg_txn.almostfull ;
                almostempty_cp : coverpoint F_cvg_txn.almostempty ;
underflow_cp : coverpoint F_cvg_txn.underflow ;
                wr_full_cp : cross wr_en_cp , full_cp ;
                wr_wr_ack_cp : cross wr_en_cp , wr_ack_cp ;
                wr_overflow_cp : cross wr_en_cp , overflow_cp ;
                wr_empty_cp : cross wr_en_cp , empty_cp ;
24
                   _almostfull_cp : cross wr_en_cp , almostfull_cp ;
_almostempty_cp : cross wr_en_cp , almostempty_cp
                                                            , almostempty_cp ;
                wr_underflow_cp : cross wr_en_cp , underflow_cp ;
           rd full cp : cross rd en cp , full cp
             ignore_bins rd_full = binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1};
           rd_wr_ack_cp : cross rd_en_cp , wr_ack_cp ;
           rd_overflow_cp : cross rd_en_cp , overflow_cp ;
           rd empty_cp : cross rd_en_cp , empty_cp ;
           rd_almostfull_cp : cross rd_en_cp , almostfull_cp ;
           rd_almostempty_cp : cross rd_en_cp , almostempty_cp ;
           rd_underflow_cp : cross rd_en_cp , underflow_cp ;
41
         endgroup
        function new();
         cvr gp = new;
        endfunction
44
         function void sample_data(input FIFO_transaction F_txn );
           F cvg txn = F_txn;
          cvr gp.sample();
         endfunction
        endclass
```

#### 4.5. FIFO\_scoreboard package

```
package pack_FIFO_scoreboard;
        import pack_FIFO_transaction::*;
        import shared_pkg::*;
          class FIFO_scoreboard;
            parameter FIFO_WIDTH = 16;
            parameter FIFO_DEPTH = 8;
            localparam max_fifo_addr = $clog2(FIFO_DEPTH);
            logic [FIFO_WIDTH-1:0] data_out_ref;
logic wr_ack_ref, overflow_ref;
            logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
            bit [FIFO_WIDTH-1:0] mem_queue[$];
 14
            reg [max fifo addr:0] count;
 16
            function void reference_model(input FIFO_transaction obj_tran );
              fork
                  begin
                      if (!obj_tran.rst_n) begin
                          mem_queue.delete();
                      end
                      else if (obj_tran.wr_en && count < obj_tran.FIFO_DEPTH) begin
                          mem_queue.push_back(obj_tran.data_in);
                          wr ack ref = 1;
                      end
                      else begin
                          wr_ack_ref = 0;
                          if (full_ref & obj_tran.wr_en)
                          overflow_ref = 1;
                          else
                          overflow ref = 0;
                      end
 34
                  end
                    begin
36
                        if (!obj_tran.rst_n) begin
                             data out ref = 0;
                        end
                        else if (obj tran.rd en && count != 0) begin
                             data_out_ref = mem_queue.pop_front();
41
                        end
42
                        else begin
43
                             if (empty ref && obj tran.rd en)
44
                             underflow_ref = 1;
45
                             else
                             underflow ref = 0;
47
                        end
                    end
48
49
               full ref = (count == FIFO DEPTH)? 1 : 0;
51
52
               empty_ref = (count == 0)? 1 : 0;
               almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
               almostempty ref = (count == 1)? 1 : 0;
54
```

```
if (lobj_tran,rst_m) begin

count = 0;

end

else begin

if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houll_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

count = count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

included in the count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

included in the count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

included in the count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

included in the count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en) == 2 bi0) && Houpt_ref)

included in the count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en)

included in the count = 1;

else if ((lobj_tran,rst_m, obj_tran,rd_en)

if (lobj_tran,rst_m, obj_tran,rd_en)
```

#### 4.6. Testbench

```
import pack FIFO transaction::*
     import pack_FIFO_coverage::*;
     import shared_pkg::* ;
     module FIFO tb(FIFO inter.TEST
                                       FIFO if);
       FIFO transaction
                          transaction = new()
       FIFO_coverage
                          coverage
                                       = new();
       initial
10
         begin
11
              forever
12
              #10 transaction.clk = FIFO if.clk;
13
         end
14
       initial begin
15
         rest ();
16
         test finished = 0;
17
         FIFO_if.data_in = 1;
18
19
         FIFO if.rst n = 1;
20
         FIFO if.wr en =1;
         FIFO if.rd en = 1;
21
```

```
22
          @(negedge FIFO if.clk);
23
          repeat (100000)
24
          begin
            transaction.randomize();
25
            FIFO if.data in = transaction.data in ;
26
            FIFO_if.rst_n = transaction.rst_n
27
            FIFO_if.wr_en = transaction.wr en ;
28
            FIFO_if.rd_en = transaction.rd_en ;
29
            @(negedge FIFO if.clk);
30
31
          end
          test finished = 1;
32
33
       end
34
        task rest ();
35
          FIFO if.rst n = 0
36
          #10
37
          FIFO if.rst n = 1;
38
39
     endtask
40
41
     endmodule
```

#### 4.7. Monitor

```
import pack_FIFO_transaction::*;
      import pack_FIFO_scoreboard::*;
      import pack_FIFO_coverage::* ;
      import shared_pkg::*;
      module FIFO_monitor(FIFO_inter.MONITOR FIFO_if);
        FIFO_transaction transaction = new()
        FIFO_scoreboard scoreboard = new();
        FIFO_coverage coverage = new();
11
           initial begin
12
13
             forever
                 @(negedge FIFO_if.clk );
                 transaction.clk = FIFO_if.clk;
                 transaction.data_in = FIFO_if.data_in ;
transaction.rst_n = FIFO_if.rst_n ;
                 transaction.wr_en = FIFO_if.wr en
                 transaction.rd_en = FIFO_if.rd_en ;
                 transaction.data_out = FIFO_if.data_out ;
21
                 transaction.wr_ack = FIF0_if.wr_ack;
transaction.overflow = FIF0_if.overflow;
                 transaction.full = FIFO_if.full;
                 transaction.empty = FIFO_if.empty;
                 transaction.almostfull = FIFO_if.almostfull ;
                 transaction.almostempty = FIFO_if.almostempty;
transaction.underflow = FIFO_if.underflow;
27
```

```
fork
                 begin
                  coverage.sample_data(transaction);
                 end
                 begin // 2nd thread
40
                   @(posedge FIFO_if.clk);
41
                   #10;
                   scoreboard.check_data(transaction);
42
43
                 end
44
               join
               if(test_finished == 1) begin
                                               :%0d " , error_count );
                 $display("no.of error_count
                 $display("no.of correct_count :%0d " , correct_count);
                 $stop;
               end
           end
     endmodule
```

#### 4.8. Shared package

```
package shared_pkg;
bit test_finished;

int error_count, correct_count;

endpackage

rection in the shared_pkg;

endpackage


rection in the shared_pkg;

rection in t
```

### 5. Do file

```
vlog FIFO inter.sv TOP_FIFO.sv FIFO_tb.sv FIFO_monitor.sv pack_FIFO_transaction.sv pack_FIFO_coverage.sv pack_FIFO_scoreboard.sv shared_pkg.sv +cover -covercells
vsim -voptargs=+acc work.TOP_FIFO -cover
add wave *
coverage save TOP_FIF0.ucdb -onexit
add wave -position insertpoint \
sim:/TOP_FIFO/FIFO_if/FIFO_WIDTH \
sim:/TOP_FIFO/FIFO_if/FIFO_DEPTH \
sim:/TOP_FIFO/FIFO_if/clk \
sim:/TOP FIFO/FIFO if/data in \
sim:/TOP_FIFO/FIFO_if/rst_n \
sim:/TOP_FIFO/FIFO_if/wr_en \
sim:/TOP_FIFO/FIFO_if/rd_en \
sim:/TOP_FIFO/FIFO_if/data_out \
sim:/TOP_FIFO/FIFO_if/wr_ack \
sim:/TOP_FIFO/FIFO_if/overflow \
sim:/TOP FIFO/FIFO if/full \
sim:/TOP_FIFO/FIFO_if/empty \
sim:/TOP FIFO/FIFO if/almostfull \
sim:/TOP_FIFO/FIFO_if/almostempty \
sim:/TOP_FIFO/FIFO_if/underflow
run -all
quit -sim
vcover report TOP_FIFO.ucdb -details -all -output coverage.txt
```

### 6. Waveform



# 7. Transcript

```
# no.of error_count :0
# no.of correct_count :100002
# ** Note: $stop : FIFO_monitor.sv(50)
# Time: 2000040 ns Iteration: 0 Instance: /TOP_FIFO/mon
```

### 8. Assertion

<b>+</b>	/TOP_FIFO/DUT/pr.	Concurrent	SVA	on	0	1	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) disable iff (~FIF0
±- <u>1</u>	/TOP_FIFO/DUT/pr.	Concurrent	SVA	on	0	1	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
	/TOP_FIFO/DUT/pr.	Immediate	SVA	on	0	1				off	assert (FIFO_if.empty&~FIFO_if.full&~FIFO_i)
<b>A</b>	/TOP_FIFO/DUT/pr.	Immediate	SVA	on	0	1				off	assert ((FIFO_if.empty~ FIFO_if.full)&FIFO)
	/TOP_FIFO/DUT/pr.	Immediate	SVA	on	0	1				off	assert ((FIFO_if.empty~ FIFO_if.full)&~FIFO)
<b>A</b>	/TOP_FIFO/DUT/pr.	Immediate	SVA	on	0	1				off	assert (~FIFO_if.empty&FIFO_if.full&~FIFO_i)
±- <u>/</u>	/TOP_FIFO/DUT/pr.	Concurrent	SVA	on	0	1	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) disable iff (~FIFO
±- <u>/</u>	/TOP_FIFO/DUT/pr.	Concurrent	SVA	on	0	1	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
±- <u>/</u>	/TOP_FIFO/DUT/pr.	Concurrent	SVA	on	0	1	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
<b>+</b>	/TOP_FIFO/DUT/pr.	Concurrent	SVA	on	0	1	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
±- <u>/</u>	/TOP_FIFO/DUT/pr.	Concurrent	SVA	on	0	1	0B	0B	0 ns	0 off	assert(@(posedge FIFO_if.clk) disable iff (~FIFO

# 9. Assertion coverage

```
▲ /TOP_FIFO/DUT/pr... SVA

                                                 35569
                                          Off

▲ /TOP_FIFO/DUT/pr... SVA

                                                               1 Unli...
                                                                                    100%
                                                                                                                                                        0 ns
                                                                                                                                                                             0
                                                 33007
                                          Off
🙏 /TOP_FIFO/DUT/pr... SVA
                                                  1201
                                                               1 Unli...
                                          Off
/TOP_FIFO/DUT/pr... SVA
                                                  1390
                                                               1 Unli...
                                                                                                                         0
                                                                                                                                                                             0
                                                                                    100%
/TOP_FIFO/DUT/pr... SVA
                                          Off
                                                 17731
                                                               1 Unli...
                                          Off
                                                 14791
                                                               1 Unli...
                                                                                    100%
🙏 /TOP_FIFO/DUT/pr... SVA
                                                                                                                         0
                                                                                                                                                        0 ns
                                                                                                                                                                             0
                                          Off
🙏 /TOP_FIFO/DUT/pr... SVA
                                                               1 Unli...
                                                                                                                                                                             0
                                          Off

▲ /TOP_FIFO/DUT/pr... SVA

                                                 24999
                                                               1 Unli...
                                                                                    100%
                                                                                                                         0
                                                                                                                                                        0 ns
                                                                                                                                                                             0
/TOP_FIFO/DUT/pr... SVA
                                                               1 Unli...


▲ /TOP_FIFO/DUT/pr... SVA

                                          Off
                                                                                                                                                        0 ns
                                                   354
                                                               1 Unli...
                                                                                    100%
                                                                                                                         0
                                                                                                                                                                             0

▲ /TOP_FIFO/DUT/pr... SVA

                                                  9911
                                                               1 Unli...
```

# 10. Function coverage



# 11. Code Coverage

```
=== File: FIF0.sv
   Enabled Coverage
                                Active
                                            Hits
                                                    Misses % Covered
                      =======Statement Details==
Statement Coverage for file FIFO.sv --
                                                     // Author: Kareem Waseem
                                                     // Course: Digital Verification using SV & UVM
   4
                                                     // Description: FIFO Design
   5
                                                     module FIFO(FIFO_inter.DUT FIFO_if);
   10
                                                     localparam max_fifo_addr = $clog2(FIFO_if.FIFO_DEPTH);
                                                     reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
                                                     reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
                                                     reg [max_fifo_addr:0] count;
   16
                                          101004
                                                     always @(posedge FIFO if.clk or negedge FIFO if.rst n) begin
                                                        if (!FIFO_if.rst_n) begin
   19
                                                            wr_ptr <= 0;
   20
                                                        else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
   21
```

```
Branch Coverage:
   Enabled Coverage
                        Active
                                       Misses % Covered
   Branches
                                          0 100.0
   -----Branch Detalls------
Branch Coverage for file FIFO.sv --
            -----IF Branch-----
  18
                                101004 Count coming in to IF
                                        if (!FIFO_if.rst_n) begin
   18
                                2011
                                          else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
                                63057
                                          else begin
Branch totals: 3 hits of 3 branches = 100.0%
            -----IF Branch-----
                                 63057
                                       Count coming in to IF
   28
                                       if (FIFO_if.full && FIFO_if.wr_en)
                                 29725
                                              else
Branch totals: 2 hits of 2 branches = 100.0%
            -----IF Branch-----
                                      Count coming in to IF
                                101004
   36
                                       if (!FIFO_if.rst_n) begin
                                 2011
   36
                                           else if (FIFO_if.rd_en && count != 0) begin
   10
                                 29029
                                           if (FIFO_if.empty && FIFO_if.rd_en)
                                 69448
                                              else
   47
Branch totals: 4 hits of 4 branches = 100.0%
Toggle Coverage for File FIFO.sv --
                                                    1H->0L
                                                               0L->1H "Coverage"
      Line
                                           Node
       14
                                      wr_ptr[2]
                                                                           100.00
       14
                                      wr_ptr[1]
                                                                           100.00
                                      wr_ptr[0]
        14
                                                         1
                                                                           100.00
                                      rd_ptr[2]
                                                                           100.00
        14
                                      rd_ptr[1]
        14
                                                                           100.00
        14
                                      rd_ptr[0]
                                                                           100.00
        15
                                       count[3]
                                                                           100.00
                                       count[2]
        15
                                                                           100.00
        15
                                       count[1]
                                                                           100.00
        15
                                       count[0]
                                                                           100.00
Total Node Count
                            10
Toggled Node Count =
                            10
Untoggled Node Count =
                             0
                   = 100.0% (20 of 20 bins)
Toggle Coverage
```