

Data Types & Constrained Random
Assignment3_extra

By: Mohamed Sayed Mohamed Soliman

Question 1

- Write a module to test queue data type and its predefined methods. Run Questasim to make sure the display statements are working as expected.
- Declare int j and a queue q of type int
 - initialize int j as 1 and queue q as (0, 2, 5)
 - insert int j at index 1 in queue q and display q
 - delete index 1 element from queue q and display q
 - push an element (7) in the front in queue q and display q
 - push an element (9) at the back in queue q and display q
 - pop an element from back of queue q into j, display q, and j
 - pop an element from front of queue q into j, display q, and j
 - reverse, sort, reverse sort and shuffle the queue and display q after using each method

1. Code of the design

```
1  module test_queue_data ;
2      int j ;
3      int q [$] ;
4  initial begin
5      j = 1 ;
6      q = {0 , 2 , 5} ;
7      q.insert(1, j) ;
8      $display("q = %p" , q ) ;
9
10     q.delete(1) ;
11     $display("q = %p" , q ) ;
12
13     q.push_front(7) ;
14     $display("q = %p" , q ) ;
15
16     q.push_back(9) ;
17     $display("q = %p" , q ) ;
18
19     j= q.pop_back() ;
20     $display("j = %0d , q = %p" , j , q ) ;
21
22     j= q.pop_front() ;
23     $display("j = %0d , q = %p" , j , q ) ;
24
25     q.reverse ;
26     $display("reverse of q = %p" , q ) ;
27
28     q.sort ;
29     $display("sort of q = %p" , q ) ;
30
31     q.rsort ;
32     $display("reverse sort of q = %p" , q ) ;
33
34     q.shuffle ;
35     $display("shuffle of q = %p" , q ) ;
36 end
37
38 endmodule
```

2. Result of the simulation

```
# q = '{0, 1, 2, 5}'  
# q = '{0, 2, 5}'  
# q = '{7, 0, 2, 5}'  
# q = '{7, 0, 2, 5, 9}'  
# j = 9 , q = '{7, 0, 2, 5}'  
# j = 7 , q = '{0, 2, 5}'  
# reverse of q = '{5, 2, 0}'  
# sort of q = '{0, 2, 5}'  
# reverse sort of q = '{5, 2, 0}'  
# shuffle of q = '{2, 5, 0}'
```

Question 2

➤ adder

1. Create a package that have a user defined enum that takes the value MAXPOS, ZERO, and MAXNEG.
2. Create a class to randomize the design inputs under the following constraints
 - a. Reset to be asserted with a low probability that you decide
 - b. Constrain the adder inputs to (A, B) have the MAXPOS, ZERO and MAXNEG values more often than the remaining values
3. Functional coverage model in the class
 - a. identical Covergroups for ports A and B (Covgrp_A and Covgrp_B)
 - b. Each covergroup has 2 coverpoints
 - c. First coverpoint will cover the following bins

1. Code Design

```

1  module adder (
2      input  clk,
3      input  reset,
4      input  signed [3:0] A, // Input data A in 2's complement
5      input  signed [3:0] B, // Input data B in 2's complement
6      output reg signed [4:0] C // Adder output in 2's complement
7      );
8
9      // Register output C
10     always @(posedge clk or posedge reset) begin
11         if (reset)
12             C <= 5'b0;
13         else
14             C <= A + B;
15     end
16
17 endmodule
18

```

2. Verification plan

1	LABEL	Description	Stimulus Generation	Function check	Functional Coverage
2	ADDER_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct	-
3	ADDER_2	randomize the input A and B BY using for loop 100000 iterations	directed during the simulation	A checker in the testbench to make sure the output is correct	Cover all values of A and B, and transition bin from ZERO to 7 , 7 to -8 and -8 to 7
4					

3. alu Package

```
1 package pack_adder;
2
3 typedef enum logic [3:0] {
4     MAXPOS = 4'd7, // Maximum positive value (0111 = +7)
5     ZERO   = 4'd0, // Zero value (0000 = 0)
6     MAXNEG = -4'd8 // Maximum negative value (1000 = -8)
7 } user_enum_t;
8
9
10 class cla_adder ;
11
12     rand logic reset;
13     rand logic signed [3:0] A; // Input data A in 2's complement
14     rand logic signed [3:0] B ;
15     bit clk ;
16
17
18     constraint rst {reset dist {0:/95 , 1:/5 } ; }
19
20
21
22     constraint input_A_B {A dist { MAXPOS:/25 , MAXNEG:/25 , ZERO:/25 , {3'b0110 , 3'b0101 , 3'b0100 , 3'b0011 , 3'b0010 , 3'b0001 , 3'b1111 , 3'b1110 , 3'b1101 , 3'b1100 }:/10 } ;
23     B dist { MAXPOS:/25 , MAXNEG:/25 , ZERO:/25 , {3'b0110 , 3'b0101 , 3'b0100 , 3'b0011 , 3'b0010 , 3'b0001 , 3'b1111 , 3'b1110 , 3'b1101 , 3'b1100 , 3'b1011 , 3'b1010 , 3'b1001 , 3'b1000 }:/10 } ;
24
25 }
26
```

```
27
28     covergroup covgr @(posedge clk) ;
29
30         Covgrp_A : coverpoint A {
31             bins data_0_A = {ZERO} ;
32             bins data_max_A = {MAXPOS} ;
33             bins data_min_A = {MAXNEG} ;
34             bins data_default_A = default ;
35             bins data_0max_A = (ZERO => MAXPOS) ;
36             bins data_maxmin_A = (MAXPOS => MAXNEG) ;
37             bins data_minmax_A = (MAXNEG => MAXPOS) ;
38         }
39
40         Convgrp_B : coverpoint B {
41             bins data_0_B = {ZERO} ;
42             bins data_max_B = {MAXPOS} ;
43             bins data_min_B = {MAXNEG} ;
44             bins data_default_B = default ;
45             bins data_0max_B = (ZERO => MAXPOS) ;
46             bins data_maxmin_B = (MAXPOS => MAXNEG) ;
47             bins data_minmax_B = (MAXNEG => MAXPOS) ;
48         }
49
50     endgroup
51
52     function new() ;
53         covgr = new();
54     endfunction
55
56     endclass
57
58 endpackage
```

4. alu Testbench

```

1  import pack_adder::* ;
2  module adder_tb () ;
3
4      logic clk ;
5      logic reset ;
6      logic signed [3:0] A ;
7      logic signed [3:0] B ;
8      logic signed [4:0] C ;
9
10     integer i ;
11     logic [4:0] no_case ;
12     integer correct_counter = 0 ;
13     integer error_counter = 0 ;
14     adder dut (
15         .clk(clk),
16         .reset(reset),
17         .A(A),
18         .B(B),
19         .C(C)
20     );
21     cla_adder trans1 = new() ;
22
23     initial begin
24         clk = 0 ;
25         forever
26             begin
27                 #20 clk = ~clk ;
28                 trans1.clk = clk ;
29             end
30     end
31
32     initial
33     begin
34         clk = 0 ;
35         A = 0 ;
36         B = 0 ;
37         no_case = 0 ;
38         rest();
39
40         for(i=0 ; i< 100000 ; i = i + 1)
41             begin
42                 assert(trans1.randomize());
43                 A = trans1.A ;
44                 B = trans1.B ;
45                 reset = trans1.reset ;
46                 sample_data () ;
47                 if (reset)
48                     check_result(0);
49                 else
50                     check_result(A+B);
51             end
52
53         $display ("error_counter = %0d " ,error_counter );
54         $display ("correct_counter = %0d " ,correct_counter );
55         $stop ;
56     end
57
58
59
60     task check_result(input signed [4:0] expected_result );
61         @(negedge clk );
62         if(expected_result != C )
63             begin
64                 error_counter = error_counter +1 ;
65                 $display ("%t:error @ case = %0d ==> A = %0d , B = %0d ==> output equal C = %0d should be %0d " , $time , no_case ,A , B , expected_result , C );
66             end
67         else
68             correct_counter = correct_counter + 1 ;
69     endtask
70
71     task sample_data () ;
72         if(reset )
73             begin
74                 trans1.covgr.stop();
75             end
76         else
77             begin
78                 trans1.covgr.start();
79                 trans1.covgr.sample();
80             end
81     endtask
82
83     task rest () ;
84         reset = 0 ;
85         #1
86         reset = 1 ;
87         check_result(0);
88         reset = 0 ;
89     endtask
90 endmodule

```


5. Do File

```

1  vlib work
2  vlog adder.v adder_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.adder_tb -cover
4  add wave *
5  coverage save adder_tb.ucdb -onexit
6  run -all

```

6. Waveform



7. Transcript

```

# Time: 0 ns Iteration: 0 Instance:
# error_counter = 0
# correct_counter = 100001
# ** Note: $stop : adder_tb.sv(62)

```

8. Code Coverage

Statement Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Stmts	3	3	0	100.0

Statement Details

Statement Coverage for file adder.v --

1			module adder (
2			input clk,
3			input reset,
4			input signed [3:0] A, // Input data A in 2's complement
5			input signed [3:0] B, // Input data B in 2's complement
6			output reg signed [4:0] C // Adder output in 2's complement
7);
8			
9			// Register output C
10	1	102994	always @(posedge clk or posedge reset) begin
11			if (reset)
12	1	9755	C <= 5'b0;
13			else
14	1	93239	C <= A + B;
15			end
16			
17			endmodule

Branch Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Branches	2	2	0	100.0

Branch Details

Branch Coverage for file adder.v --

-----IF Branch-----

11		102994	Count coming in to IF
11	1	9755	if (reset)
13	1	93239	else

Branch totals: 2 hits of 2 branches = 100.0%

Toggle Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	-----	-----	-----
Toggle Bins	30	30	0	100.0

Toggle Details

Toggle Coverage for File adder.v --

Line	Node	1H->0L	0L->1H	"Coverage"
2	clk	1	1	100.00
3	reset	1	1	100.00
4	A[3]	1	1	100.00
4	A[2]	1	1	100.00
4	A[1]	1	1	100.00
4	A[0]	1	1	100.00
5	B[3]	1	1	100.00
5	B[2]	1	1	100.00
5	B[1]	1	1	100.00
5	B[0]	1	1	100.00
6	C[4]	1	1	100.00
6	C[3]	1	1	100.00
6	C[2]	1	1	100.00
6	C[1]	1	1	100.00
6	C[0]	1	1	100.00

9. Function Coverage


[illegible]

Question 3

➤ FSM

Ports:

Name	Type	Size	Description
x	Input	1 bit	Input sequence
clk			Clock
rst			Active high asynchronous reset
y	Output	1 bit	Output that is HIGH when the sequence 010 is detected
count		10 bits	Outputs the number of time the pattern was detected



1. Code Design

```

8  module FSM_010(clk, rst, x, y, users_count);
9      parameter IDLE = 2'b00;
10     parameter ZERO = 2'b01;
11     parameter ONE = 2'b10;
12     parameter STORE = 2'b11;
13     input clk, rst, x;
14     output y;
15     output reg [9:0] users_count;
16     reg [1:0] cs, ns;
17     always @(*) begin
18         case (cs)
19             IDLE:
20                 if (x)
21                     ns = IDLE;
22                 else
23                     ns = ZERO;
24             ZERO:
25                 if (x)
26                     ns = ONE;
27                 else
28                     ns = ZERO;
29             ONE:
30                 if (x)
31                     ns = IDLE;
32                 else
33                     ns = STORE;
34             STORE:
35                 if (x)
36                     ns = IDLE;
37                 else
38                     ns = ZERO;
39             default: ns = IDLE;
40         endcase
41     end
42
43     always @(posedge clk or posedge rst) begin
44         if(rst) begin
45             cs <= IDLE;
46         end
47         else begin
48             cs <= ns;
49         end
50     end
51
52     always @(posedge clk or posedge rst) begin
53         if(rst) begin
54             users_count <= 0;
55         end
56         else begin
57             if (cs == STORE)
58                 users_count <= users_count + 1;
59         end
60     end
61
62     assign y = (cs == STORE)? 1:0;
63
64 endmodule

```

2. Verification plan

LABEL	Description	Stimulus Generation	Function check	Functional Coverage
FSM_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct	-
FSM_2	The test runs for 10000000 iterations. For each iteration, random values to x and rst	randomization	A checker in the testbench to make sure the output is correct	that checks for the transition of x from 0 to 1 to 0

3. FSM Package

```
1 package pack_FSM;
2 typedef enum logic [1:0] {IDLE , ZERO , ONE , STORE } state_e ;
3
4 class fsm_transaction ;
5     rand logic rst , x ;
6     bit clk ;
7
8     constraint rst_n {rst dist {0:/10000 , 1:/1 } ; }
9     constraint input_x {x dist {0:/67 , 1:/34 } ; }
10    function void print () ;
11        $display("x = 0h%0h , rst = 0h%0h " , this.x , this.rst ) ;
12    endfunction
13    covergroup covgr @(posedge clk) ;
14        Covgrp_x : coverpoint x {
15            bins data_x = (0 => 1 => 0) ;
16        }
17    endgroup
18    function new() ;
19        covgr = new();
20    endfunction
21 endclass
22 endpackage
23
```

4. FSM Testbench

```
1  import pack_FSM::*;
2  module FSM_010_tb ();
3      parameter IDLE   = 2'b00;
4      parameter ZERO   = 2'b01;
5      parameter ONE     = 2'b10;
6      parameter STORE  = 2'b11;
7
8      logic clk ;
9      logic rst ;
10     logic x ;
11     logic y ;
12     logic [9:0] users_count ;
13     integer i ;
14     logic [9:0] counter ;
15     logic [1:0] cs ;
16     integer correct_counter = 0 ;
17     integer error_counter = 0 ;
18
19     FSM_010 dut (.*);
20     fsm_transaction trans1 = new() ;
21
22     initial begin
23         clk = 0 ;
24         forever
25             begin
26                 #20 clk = ~clk ;
27                 trans1.clk = clk ;
28             end
29     end
30
```

```

33     initial
34     begin
35         clk = 0 ;
36         x = 0 ;
37         counter = 0 ;
38         cs = 0 ;
39         rest();
40         for(i=0; i<10000000 ;i=i+1) begin
41             trans1.randomize();
42             rst = trans1.rst ;
43             x = trans1.x ;
44             golden_model ();
45         end
46         $display ("error_counter = %0d " ,error_counter );
47         $display ("correct_counter = %0d " ,correct_counter );
48         $display ("counter = %0d " ,counter);
49         $stop ;
50     end
51 task check_result(input  expected_result_y , input  [9:0] expected_result_users_count );
52
53 if( (expected_result_y != y ) && (expected_result_users_count != users_count ) )
54     begin
55         error_counter = error_counter +1 ;
56 $display (" : error , cs = %0d , counter = %0d , expected_result_users_count = %0d , users_count = %0d , x = %0d , expected_result_y = %0d , y = %0d " , cs , counter ,
57         end
58     else
59         correct_counter = correct_counter + 1 ;
60     endtask
61
62

```

```

67
68 task golden_model ();
69
70 if(rst)
71 begin
72     check_result(0 , 0);
73 end
74 else
75 begin
76     case (cs)
77         IDLE:
78             if (x)
79             begin
80                 cs = IDLE;
81                 check_result(0 , counter);
82             end
83             else
84             begin
85                 cs = ZERO;
86                 check_result(0 , counter);
87             end
88         ZERO:
89             if (x)
90             begin
91                 cs = ONE;
92                 check_result(0 , counter);
93             end
94             else
95             begin
96                 cs = ZERO;
97                 check_result(0 , counter);
98             end

```

```


        end
        ONE:
        if (x)
        begin
            cs = IDLE;
            check_result(0 , counter);
        end
        else
        begin
            cs = STORE;
            check_result(0 , counter);
            @(negedge clk );
        end
        STORE:
        if (x)
        begin
            counter = counter+1 ;
            cs = IDLE;
            @(negedge clk );
            check_result(1, counter);
        end
        else
        begin
            counter = counter+1 ;
            cs = ZERO;
            @(negedge clk );
            check_result(1 , counter);
        end
        end

```

5. Do File

```
C: > Users > CS > Downloads > ass2_verification > ass2_Extra > FSM > run.do
1  vlib work
2  vlog FSM_010.v  pack_FSM.sv  FSM_010_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.FSM_010_tb -cover
4  add wave *
5  coverage save FSM_010_tb.ucdb -onexit
6  run -all
7
```

6. Waveform



7. Transcript

```
error_counter = 0
correct_counter = 10000000
```

8. Code Coverage

```
3 =====
4 == File: FSM_010.v
5 =====
6 Statement Coverage:
7   Enabled Coverage      Active      Hits      Misses % Covered
8   -----
9   Stmts                16         16         0    100.0
10
11 =====Statement Details=====
12
13 Statement Coverage for file FSM_010.v --
14
15 1 // Author: Kareem Waseem
16 2 // Course: Digital Verification using SV & UVM
17 3 //
18 4 // Description: 010-sequence-detector Design
19 5 //
20 6 //
21 7 //
22 8 module FSM_010(clk, rst, x, y, users_count);
23 9     parameter IDLE = 2'b00;
24 10    parameter ZERO = 2'b01;
25 11    parameter ONE = 2'b10;
26 12    parameter STORE = 2'b11;
27 13
28 14    input clk, rst, x;
29 15    output y;
30 16    output reg [9:0] users_count;
31 17
32 18    reg [1:0] cs, ns;
33 19
34 20    1 11056410 always @(*) begin
35 21        case (cs)
```

```
83 Branch Coverage:
84   Enabled Coverage      Active      Hits      Misses % Covered
85   -----
86   Branches                19         19         0    100.0
87
88 =====Branch Details=====
89
90 Branch Coverage for file FSM_010.v --
91
92 -----CASE Branch-----
93 21 11056410 Count coming in to CASE
94 22 1 2025055 IDLE:
95 27 1 4422563 ZERO:
96 32 1 3410036 ONE:
97 37 1 1198755 STORE:
98 42 1 1 default: ns = IDLE;
99 Branch totals: 5 hits of 5 branches = 100.0%
100
101 -----IF Branch-----
102 23 2025055 Count coming in to IF
103 23 1 1012527 if (x)
104 25 1 1012528 else
105 Branch totals: 2 hits of 2 branches = 100.0%
106
107 -----TF Branch-----
```


206	Transitions	9	7	2	77.7
206	Toggle Coverage:				
207	Enabled Coverage	Active	Hits	Misses	% Covered
208	-----	-----	-----	-----	-----
209	Toggle Bins	36	36	0	100.0
210					
211	=====Toggle Details=====				
212					
213	Toggle Coverage for File FSM_010.v --				
214					
215	Line	Node	1H->0L	0L->1H	"Coverage"
216	-----	-----	-----	-----	-----
217	14	x	1	1	100.00
218	14	rst	1	1	100.00
219	14	clk	1	1	100.00
220	15	y	1	1	100.00
221	16	users_count[9]	1	1	100.00
222	16	users_count[8]	1	1	100.00
223	16	users_count[7]	1	1	100.00
224	16	users_count[6]	1	1	100.00
225	16	users_count[5]	1	1	100.00
226	16	users_count[4]	1	1	100.00
227	16	users_count[3]	1	1	100.00
228	16	users_count[2]	1	1	100.00
229	16	users_count[1]	1	1	100.00
230	16	users_count[0]	1	1	100.00
231	18	ns[1]	1	1	100.00
232	18	ns[0]	1	1	100.00
233	18	cs[1]	1	1	100.00
234	18	cs[0]	1	1	100.00
235					

10.Function Coverage

742	CLASS fsm_transaction				
743	Covergroup instance \pack_FSM::fsm_transaction::covgr				
744		100.0%	100	Covered	
745	covered/total bins:	1	1		
746	missing/total bins:	0	1		
747	% Hit:	100.0%	100		
748	Coverpoint Covgrp_x	100.0%	100	Covered	
749	covered/total bins:	1	1		
750	missing/total bins:	0	1		
751	% Hit:	100.0%	100		
752	bin data_x	15	1	Covered	
753					
754	TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1				
755					

