UVM Assignment6_extra

By: Mohamed Sayed Mohamed Soliman

#part 1

1- ALSU CODE Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
    parameter INPUT PRIORITY = "A";
    parameter FULL_ADDER = "ON";
    input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    input [2:0] opcode;
    input signed [2:0] A, B; // first bug -> we must put it signed
    output reg [15:0] leds;
    output reg signed [5:0] out; // second bug --> we must put it signed
    reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
    reg [2:0] opcode_reg;
    reg signed [2:0] A_reg, B_reg;
    wire invalid_red_op, invalid_opcode, invalid;
    assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
    assign invalid = invalid red op | invalid opcode;
    always @(posedge clk or posedge rst) begin
      if(rst) begin
        cin_reg <= 0;</pre>
        red_op_B_reg <= 0;</pre>
        red_op_A_reg <= 0;</pre>
        bypass_B_reg <= 0;
        bypass_A_reg <= 0;</pre>
        direction_reg <= 0;</pre>
        serial_in_reg <= 0;
        opcode_reg <= 0;
        A_reg <= 0;
        B reg <= 0;
            end else begin
32
33
                  cin_reg <= cin;
34
                  red_op_B_reg <= red_op_B;
35
                  red_op_A_reg <= red_op_A;
                  bypass B reg <= bypass B;
                  bypass_A_reg <= bypass_A;</pre>
37
                  direction reg <= direction;
38
                  serial_in_reg <= serial_in;
39
40
                 opcode reg <= opcode;
                 A_reg <= A;
41
42
                  B reg <= B;
43
         end
44
         //leds output blinking
45
         always @(posedge clk or posedge rst) begin
46
             if(rst) begin
47
                  leds <= 0;
48
49
             end else begin
50
                   if (invalid)
                       leds <= ~leds;</pre>
51
52
                   else
                       leds <= 0;
53
54
         end
55
```

```
always @(posedge clk or posedge rst) begin
       if(rst) begin
59
         if (invalid)
             out <= 0;
         else if (bypass_A_reg && bypass_B_reg)
           out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
         else if (bypass_A_reg)
           out <= A_reg;
         else if (bypass_B_reg)
           out <= B_reg;
         else begin
             case (opcode_reg) // third bug is to used the opcode_reg not the opcode
               3'h0: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
                 else if (red_op_A_reg)
                  out <= |A_reg;
                 else if (red_op_B_reg)
                   out <= |B_reg;
                   out <= A_reg | B_reg;
               3'h1: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
                 else if (red_op_A_reg)
                   out <= ^A_reg;
                 else if (red_op_B_reg)
                   out <= ^B_reg;
                   out <= A reg ^ B reg;
                3'h2:begin
                      if(ALSUif.FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                      ALSUif.out <= A_reg + B_reg + cin_reg ;
                      ALSUif.out <= A reg + B reg ;
                      end
                3'h3: ALSUif.out <= A reg * B reg;
                3'h4: begin
                  ALSUif.out <= ALSUif.out_shift_reg;
                3'h5: begin
                  ALSUif.out <= ALSUif.out shift reg;
             default : ALSUif.out <= 0;</pre>
              endcase
          end
      end
      endmodule
```

2- Shift code design

```
module shift_reg (shift_reg_if.DUT_shift shift_if );
     always @(*) begin
            if (shift_if.mode) // rotate
11
               if (shift if.direction) // left
12
               shift_if.dataout <= {shift_if.datain[4:0], shift_if.datain[5]};</pre>
13
               else
               shift if.dataout <= {shift if.datain[0], shift if.datain[5:1]};</pre>
               if (shift if.direction) // left
               shift_if.dataout <= {shift_if.datain[4:0], shift_if.serial_in};</pre>
               else
               shift_if.dataout <= {shift_if.serial_in, shift_if.datain[5:1]};</pre>
     end
     endmodule
```

3- ALSU Interface

```
interface ALSU_if (clk);
input clk;
logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2:0] opcode;
logic signed [2:0] A, B;
logic [15:0] leds;
logic signed [5:0] out;

modport DUT (input clk , rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in , opcode , A , B , output leds , out );
endinterface
```

4- Shift Interface

```
interface shift_reg_if ();
logic serial_in, direction, mode;
logic signed [5:0] datain, dataout;

modport DUT_shift (input direction, serial_in , mode , datain , output dataout );
endinterface : shift_reg_if
```

5- top module

```
import ALSU_shift_test_pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
module ALSU shift top();
initial
 begin
   clk = 0;
   forever
   #1 clk = ~clk;
  ALSU_if ALSUif (clk);
  shift reg if shift if();
  ALSU dut_AL (ALSUif);
  shift reg DUT SH ( shift if );
  assign shift_if.serial_in = ALSUif.serial_in ;
  assign shift_if.direction = ALSUif.direction;
  assign shift_if.datain = ALSUif.out ;
  assign shift if.mode = ALSUif.opcode[0];
  assign ALSUif.out_shift_reg = shift_if.dataout ;
  bind ALSU SVA sva(ALSUif);
  initial
       uvm_config_db#(virtual ALSU_if)::set(null , "uvm_test_top" , "ALSUif" , ALSUif );
       uvm_config_db#(virtual shift_reg_if)::set(null , "uvm_test_top" , "SHIFT_IF" , shift_if );
       run_test("test");
endmodule
```

6- alsu test

```
package ALSU_shift_test_pkg ;
        import ALSU_env_pkg::'
        import shift_reg_env_pkg::*;
        import ALSU_config_pkg::*;
        import shift_reg_config_pkg::*;
        import ALSU_seq_reset_pkg::*;
        import ALSU seq main pkg::*;
       import uvm_pkg::*;
        include "uvm_macros.svh"
10
        class test extends uvm_test;
            uvm component utils(test)
         ALSU_env AL_env;
         shift_reg_env shift_env;
         ALSU_config alsu_config_obj_test;
         shift_reg_config shift_cfg;
         ALSU_reset_sequence reset_sequence
         ALSU_main_sequence main_sequence;
           function new(string name = "test" , uvm_component parent = null );
              super.new(name ,parent );
          endfunction
           function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            AL_env = ALSU_env::type_id::create("AL_env",this );
            shift_env = shift_reg_env::type_id::create("shift_env",this );
alsu_config_obj_test = ALSU_config::type_id::create("alsu_config_obj_test");
            shift_cfg = shift_reg_config::type_id::create("shift_cfg");
            main sequence = ALSU main sequence::type id::create("main sequence"
            reset_sequence = ALSU_reset_sequence::type_id::create("reset_sequence");
if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "ALSUIf" , alsu_config_obj_test.alsu_config_vif ))
    `uvm_fatal("run_phase" , "test - unable to get the virtual interface ");
uvm_config_db#(ALSU_config)::set (this , "*" , "CFG" , alsu_config_obj_test );
 35
               if(!uvm_config_db#(virtual shift_reg_if)::get (this , "" , "SHIFT_IF" , shift_cfg.shift_vif );
               `uvm fatal("run phase" , "test - unable to get the virtual interface ");
            uvm config db#(shift reg config)::set (this , "*" , "CFG" , shift cfg );
            alsu_config_obj_test.is_active = UVM_ACTIVE ;
            shift_cfg.is_active = UVM_PASSIVE ;
           endfunction
           task run phase(uvm phase phase);
            super.run phase(phase);
            phase.raise_objection(this);
            `uvm info("run phase","reset assert" , UVM LOW)
            reset sequence.start(AL env.agt.sqr);
            `uvm_info("run_phase","reset deassert" , UVM_LOW)
            `uvm info("run phase","stimulus generation started" , UVM LOW)
            main_sequence.start(AL_env.agt.sqr);
            `uvm_info("run_phase","stimulus generation ended" , UVM_LOW)
            phase.drop objection(this);
           endtask:run phase
          endclass
       endpackage
```

7- alsu env

```
1
     package ALSU env pkg ;
       import ALSU agent pkg::*;
        import ALSU scoreboard pkg::*;
        import ALSU coverage pkg::*;
        import uvm pkg::*;
        `include "uvm macros.svh"
        class ALSU env extends uvm env;
11
           `uvm component utils(ALSU env)
12
13
           ALSU agent agt;
           ALSU scoreboard sb;
15
           ALSU coverage cov;
           function new(string name = "ALSU_env" , uvm_component parent = null );
17
              super.new(name ,parent );
           endfunction
19
21
           function void build phase(uvm phase phase);
              super.build phase(phase);
22
             agt = ALSU agent::type id::create("agt",this );
23
              sb = ALSU scoreboard::type id::create("sb",this );
24
              cov = ALSU coverage::type id::create("cov",this );
25
           endfunction
26
27
           function void connect phase(uvm phase phase);
29
              agt.agt ap.connect(sb.sb export);
              agt.agt ap.connect(cov.cov export);
           endfunction
        endclass
     endpackage
```

8- Shift env

```
package shift reg env pkg;
1
        import shift reg agent pkg::*;
        import shift reg scoreboard pkg::*;
        import shift reg coverage pkg::*;
        import uvm pkg::*;
        include "uvm macros.svh"
        class shift reg env extends uvm env;
           `uvm component utils(shift reg env)
11
12
           shift reg agent agt;
13
           shift reg scoreboard sb;
15
           shift reg coverage cov;
           function new(string name = "shift reg env" , uvm component parent = null );
17
              super.new(name ,parent );
           endfunction
           function void build phase(uvm phase phase);
21
              super.build phase(phase);
              agt = shift_reg_agent::type_id::create("agt",this );
22
              sb = shift reg scoreboard::type id::create("sb",this );
23
              cov = shift reg coverage::type id::create("cov",this );
           endfunction
25
           function void connect phase(uvm phase phase);
              agt.agt ap.connect(sb.sb export);
              agt.agt ap.connect(cov.cov export);
           endfunction
        endclass
     endpackage
```

9- reset sequence

```
1
     package ALSU seq reset pkg;
        import ALSU seq item pkg::*;
        import uvm pkg::*;
        include "uvm macros.svh"
        class ALSU reset sequence extends uvm sequence #(ALSU seq item);
           `uvm object utils(ALSU reset sequence)
10
           ALSU seq item seq item;
11
           function new(string name = "ALSU_reset_sequence" );
12
              super.new(name) ;
13
14
           endfunction
15
           task bodv:
              seq item = ALSU seq item::type id::create("seq item");
16
              start item(seq item);
17
              seq item.rst = 1;
18
              seq item.red op A = 0;
19
              seq item.red op B = 0;
20
21
              seq item.bypass A = 0;
22
              seq item.bypass B = 0;
              seq item.direction = 0;
23
24
              seq item.serial in = 0;
              seq item.opcode = 0;
25
              seq item.A = 0;
26
              seq item.B = 0;
27
              seq item.cin = 0;
28
29
              finish item(seq item);
           endtask
31
        endclass
32
     endpackage
34
```

10- Main sequence

```
package ALSU_seq_main_pkg;
        import ALSU_seq_item_pkg::*;
        import uvm_pkg::*;
        `include "uvm_macros.svh"
8
        class ALSU_main_sequence extends uvm_sequence #(ALSU_seq_item);
           `uvm_object_utils(ALSU_main_sequence)
           ALSU_seq_item seq_item;
           function new(string name = "ALSU_main_sequence" );
12
              super.new(name) ;
           endfunction
           task body;
              repeat(100000)
                 seq_item = ALSU_seq_item::type_id::create("seq_item");
                 start_item(seq_item);
                 assert(seq_item.randomize());
20
                 finish item(seq item);
           endtask
        endclass
     endpackage
```

11- ALSU agent

```
package ALSU_agent_pkg ;
   import ALSU driver pkg::*;
   import ALSU_sequencer_pkg::*;
   import ALSU_monitor_pkg::*;
   import ALSU_config_pkg::*;
   import ALSU seq item pkg::*;
   import uvm_pkg::*;
   include "uvm_macros.svh"
   class ALSU agent extends uvm agent;
      `uvm component utils(ALSU agent)
    ALSU driver driver;
      ALSU sequencer sqr;
      ALSU monitor mon ;
      ALSU config ALSU cfg;
      uvm_analysis_port #(ALSU_seq_item) agt_ap ;
      function new(string name = "ALSU_agent" , uvm_component parent = null );
         super.new(name ,parent );
      endfunction
```

```
24
           function void build phase(uvm phase phase);
              super.build phase(phase);
              if(!uvm config db#(ALSU config)::get (this , "" , "CFG" , ALSU cfg ) )
              `uvm_fatal("build_phase" , "driver - unable to get the virtual interface ");
              driver = ALSU driver::type id::create("driver",this );
              sqr = ALSU sequencer::type id::create("sqr",this );
              mon = ALSU monitor::type_id::create("mon",this );
              agt_ap = new("agt_ap" , this) ;
           endfunction
           function void connect phase(uvm phase phase);
             driver.alsu driver vif = ALSU cfg.alsu config vif;
              mon.ALSU vif = ALSU cfg.alsu config vif;
              driver.seq item port.connect(sqr.seq item export);
              mon.mon ap.connect(agt ap);
           endfunction
        endclass
     endpackage
```

12- Shift agent

```
1
     package shift reg agent pkg;
        import shift reg driver pkg::*;
        import shift reg sequencer pkg::*;
        import shift reg monitor pkg::*;
        import shift reg config pkg::*;
        import shift reg seq item pkg::*;
        import uvm pkg::*;
        `include "uvm macros.svh"
11
        class shift reg agent extends uvm agent;
12
            `uvm component utils(shift reg agent)
            shift reg driver shift driver;
            shift_reg_sequencer sqr ;
17
           shift reg monitor mon ;
           shift reg config shift cfg;
           uvm analysis port #(shift reg seq item) agt ap ;
            function new(string name = "shift_reg_agent" , uvm_component parent = null );
               super.new(name ,parent );
           endfunction
           function void build phase(uvm phase phase);
              super.build phase(phase);
              if(!uvm config db#(shift reg config)::get (this , "" , "CFG" , shift cfg ) )
              `uvm_fatal("build_phase" , "driver - unable to get the virtual interface ") ;
              shift driver = shift reg driver::type id::create("shift driver",this );
              sqr = shift reg sequencer::type id::create("sqr",this );
              mon = shift reg monitor::type id::create("mon",this );
              agt_ap = new("agt_ap" , this) ;
           endfunction
           function void connect phase(uvm_phase phase);
              shift driver.shift vif = shift cfg.shift vif;
              mon.shift vif = shift cfg.shift vif ;
              shift driver.seq item port.connect(sqr.seq item export);
              mon.mon ap.connect(agt ap);
           endfunction
        endclass
42
     endpackage
```

13- Shift scoreboard

```
package shift_reg_scoreboard_pkg ;
        import shift_reg_seq_item_pkg::*;
        import uvm pkg::*;
         include "uvm_macros.svh"
        class shift_reg_scoreboard extends uvm_scoreboard;
           `uvm component utils(shift reg scoreboard)
           uvm_analysis_export #(shift_reg_seq_item) sb_export;
           uvm_tlm_analysis_fifo #(shift_reg_seq_item) sb_fifo ;
           shift reg seq item seq item cov;
           logic [5:0] dataout ref;
           int error count = 0;
           int correct count = 0;
13
           function new(string name = "shift_reg_scoreboard" , uvm_component parent = null );
              super.new(name ,parent );
           endfunction
17
           function void build phase(uvm phase phase);
              super.build phase(phase);
              sb_export = new("sb_export" , this) ;
              sb_fifo = new("sb_fifo" , this);
           endfunction
           function void connect_phase(uvm_phase phase);
              sb export.connect(sb fifo.analysis export);
           endfunction
```

```
task ref_model(shift_reg_seq_item_seq_item_cov);
if (seq_item_cov.mode) // rotate
if (seq_item_cov.direction) // left
dataout_ref <= {seq_item_cov.datain[4:0], seq_item_cov.datain[5]};
else
dataout_ref <= {seq_item_cov.datain[0], seq_item_cov.datain[5:1]};
else // shift
if (seq_item_cov.direction) // left
dataout_ref <= {seq_item_cov.datain[4:0], seq_item_cov.serial_in};
else
dataout_ref <= {seq_item_cov.datain[4:0], seq_item_cov.serial_in};
else
dataout_ref <= {seq_item_cov.serial_in, seq_item_cov.datain[5:1]};
endtask

function void report_phase(uvm_phase phase);
super.report_phase(phase);
`uvm_info("report_phase",$sformatf("total successful %0d " ,correct_count ), UVM_MEDIUM );
`uvm_info("report_phase",$sformatf("total FAILED %0d " ,error_count ), UVM_MEDIUM );
endfunction
endclass
endpackage
```

14- ALSU scoreboard

```
package ALSU scoreboard pkg;
        import ALSU_seq_item_pkg::*;
        import uvm pkg::*;
        include "uvm_macros.svh"
        class ALSU_scoreboard extends uvm_scoreboard;
           `uvm component utils(ALSU scoreboard)
           uvm analysis export #(ALSU seq item) sb export;
          uvm tlm analysis fifo #(ALSU seq item) sb fifo ;
          ALSU seg item seg item cov;
           logic [5:0] dataout_ref;
           logic [15:0] leds ref;
             logic cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
             logic [2:0] opcode_reg;
             logic signed [2:0] A reg, B reg;
             logic invalid_red_op, invalid_opcode, invalid;
           int error count = 0;
           int correct_count = 0;
           function new(string name = "ALSU_scoreboard" , uvm_component parent = null );
              super.new(name ,parent );
           function void build phase(uvm phase phase);
              super.build phase(phase);
              sb_export = new("sb_export" , this);
              sb_fifo = new("sb_fifo" , this);
           endfunction
           function void connect phase(uvm phase phase);
             sb_export.connect(sb_fifo.analysis_export);
30
           endfunction
```

```
task run_phase(uvm_phase phase);
              super.run_phase(phase);
              forever
                 sb fifo.get(seq item cov);
                 ref_model(seq_item_cov);
                 if(seq_item_cov.out != dataout_ref && seq_item_cov.leds != leds_ref )
                 begin
                    <code>uvm_error("run_phase" , $sformatf("comparsion failed trasnsaction received by the dut %s shile \</code>
                     the reference out %ob" ,seq_item_cov.convert2string , dataout_ref ));
                    error count++;
                 begin
                    `uvm_info("run_phase" ,seq_item_cov.convert2string_stimulus() , UVM_HIGH ) ;
                    correct_count++ ;
                 end
             endtask
52
               task ref model(ALSU seq item seq item cov);
                    invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
                    invalid opcode = opcode_reg[1] & opcode_reg[2];
                    invalid = invalid_red_op | invalid_opcode;
                        fork
                             begin
                                 if(seq_item_cov.rst) begin
                                      cin_reg <= 0;</pre>
                                      red_op_B_reg <= 0;
                                      red_op_A_reg <= 0;</pre>
                                      bypass_B_reg <= 0;</pre>
                                      bypass A reg <= 0;
                                      direction_reg <= 0;</pre>
                                      serial in reg <= 0;
                                      opcode reg <= 0;
                                      A_reg <= 0;
                                      B_reg <= 0;
                                 end else begin
                                      cin_reg <= seq_item_cov.cin;</pre>
                                      red_op_B_reg <= seq_item_cov.red_op_B;</pre>
                                      red_op_A_reg <= seq_item_cov.red_op_A;</pre>
                                      bypass_B_reg <= seq_item_cov.bypass_B;</pre>
                                      bypass_A_reg <= seq_item_cov.bypass_A;</pre>
                                      direction reg <= seq item cov.direction;</pre>
                                      serial in reg <= seq item cov.serial in;
                                      opcode_reg <= seq_item_cov.opcode;</pre>
                                      A reg <= seq item cov.A;
                                      B reg <= seq item cov.B;
                                 end
                             end
```

```
83
                               begin
                                    if(seq item cov.rst) begin
                                         dataout ref <= 0;
                                    else begin
                                    if (invalid)
 88
                                    dataout_ref <= 0;
                                    else if (bypass_A_reg && bypass_B_reg)
                                    dataout_ref <= A_reg;</pre>
                                    else if (bypass_A_reg)
                                    dataout_ref <= A_reg;</pre>
93
                                    else if (bypass_B_reg)
                                    dataout_ref <= B_reg;</pre>
                                    else begin
                                         case (opcode_reg)
                                              3'h0: begin
                                              if (red_op_A_reg && red_op_B_reg)
                                              dataout ref <= A reg;
                                              else if (red op A reg)
                                              dataout_ref <= |A_reg;</pre>
                                              else if (red_op_B_reg)
104
                                              dataout ref <= |B reg;
                                              else
                                              dataout_ref <= A_reg | B_reg;</pre>
                                              end
                                              3'h1: begin
                                              if (red_op_A_reg && red_op_B_reg)
                                              dataout ref <=
                                                                ^A reg;
110
                                       else if (red_op_A_reg)
111
                                       dataout_ref <= ^A_reg;</pre>
                                       else if (red_op_B_reg)
                                       dataout_ref <= ^B_reg;</pre>
                                       else
116
                                       dataout_ref <= A_reg ^ B_reg;</pre>
                                       end
                                       3'h2:begin
                                           dataout_ref <= A_reg + B_reg + cin_reg ;</pre>
                                       3'h3: dataout_ref <= A_reg * B_reg;</pre>
                                       3'h4: begin
                                       if (direction reg)
                                       dataout_ref <= {dataout_ref[4:0], serial_in_reg};</pre>
                                       dataout_ref <= {serial_in_reg, dataout_ref[5:1]};</pre>
                                       end
                                       3'h5: begin
                                       if (direction_reg)
                                       dataout_ref <= {dataout_ref[4:0], dataout_ref[5]};</pre>
130
                                       dataout ref <= {dataout ref[0], dataout ref[5:1]};</pre>
                                   default : dataout_ref <= 0 ;
                                   endcase
136
                               end
                               end
```

```
join
if(seq_item_cov.rst) begin
leds_ref <= 0;
end else begin
if (invalid)
leds_ref <= ~leds_ref;
else
leds_ref <= 0;
end
endtask

function void report_phase(uvm_phase phase);
super.report_phase(phase);
'uvm_info("report_phase" ,$sformatf("total successful %0d " ,correct_count ) , UVM_MEDIUM );
'uvm_info("report_phase" ,$sformatf("total FAILED %0d " ,error_count ) , UVM_MEDIUM );
endfunction
endclass
endpackage
```

15- ALSU coverage

```
package ALSU_coverage_pkg ;
   import ALSU seq item pkg::*;
   import uvm_pkg::*;
   include "uvm macros.svh"
  class ALSU_coverage extends uvm_component;
      `uvm_component_utils(ALSU_coverage)
     uvm_analysis_export #(ALSU_seq_item) cov_export ;
     uvm_tlm_analysis_fifo #(ALSU_seq_item) cov_fifo;
     ALSU seq item seq item cov;
      typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
      typedef enum {Or , Xor , Add , Mult , Shift ,Rotate} opcode_valid_e ;
      localparam MAXPOS = 3 ;
      localparam MAXNEG = -4;
      localparam zero = 0;
      covergroup cvr_gp ;
        A_cp : coverpoint seq_item_cov.A {
           bins A_data_0 = {0};
           bins A data max = {MAXPOS} ;
           bins A data min = {MAXNEG} ;
           bins A_data_default = default ;
           bins A_data_walkingones[] = {1, 2, -4} iff (seq_item_cov.red_op_A && !seq_item_cov.red_op_B);
       B_cp : coverpoint seq_item_cov.B {
           bins B data 0 = \{0\};
           bins B_data_max = {MAXPOS} ;
           bins B data min = {MAXNEG} ;
           bins B_data_default = default ;
           bins B_data_walkingones[] = {1, 2, -4} iff (!seq_item_cov.red_op_A && seq_item_cov.red_op_B);
```

```
ALU cp : coverpoint seq item cov.opcode {
                     bins Bins_shift[] = {SHIFT , ROTATE} ;
38
                     bins Bins_arith[] = {ADD , MULT} ;
                     bins Bins_bitwise[] = {OR , XOR} ;
39
                      illegal_bins Bins_invalid = {INVALID_6 , INVALID_7};
10
41
42
                   cin cp : coverpoint seq item cov.cin {
43
                     bins cin_data = \{0, 1\};
44
45
46
                   direction_cp : coverpoint seq_item_cov.direction {
47
                     bins direction_data = {0 , 1};
50
                   serial_in_cp : coverpoint seq_item_cov.serial_in {
                     bins serial_in_data = {0 , 1};
                   red_op_A_cp : coverpoint seq_item_cov.red_op_A {
                     bins red_op_A_LOW_data = {0};
56
                     bins red_op_A_HIGH_data = {1};
58
                   red op B cp : coverpoint seq item cov.red op B {
                     bins red_op_B_LOW_data = {0};
60
                     bins red op B HIGH data = {1};
61
62
      add_mult_cp1 : cross A_cp , B_cp , ALU_cp
             bins zero A add = binsof(ALU cp.Bins arith) && binsof(A cp.A data 0) && binsof(B cp.B data 0);
             bins max_pos_add = binsof(ALU_cp.Bins_arith) && binsof(A_cp.A_data_max) && binsof(B_cp.B_data_max);
             option.cross_auto_bin_max = 0;
      opcode cp2 : cross cin cp , direction cp , serial in cp , ALU cp ,red op A cp , red op B cp
             bins cin_add = binsof(cin_cp.cin_data) && binsof(ALU_cp.Bins_arith) intersect {ADD} ;
             bins serialin_shift = binsof(serial_in_cp.serial_in_data) && binsof(ALU_cp) intersect {SHIFT};
             bins direction_shift_rota = binsof(direction_cp) && binsof(ALU_cp.Bins_shift);
             option.cross_auto_bin_max = 0;
      or_xor_cp3 : cross A_cp , B_cp , ALU_cp , red_op_A_cp , red_op_B_cp
             bins or xor data A = binsof(ALU cp.Bins bitwise) && binsof(A cp.A data walkingones) && binsof(B cp.B data 0) \
              && binsof(red_op_B_cp.red_op_B_LOW_data) && binsof(red_op_A_cp.red_op_A_HIGH_data);
             bins or_xor_data_B = binsof(ALU_cp.Bins_bitwise) && binsof(B_cp.B_data_walkingones) && binsof(A_cp.A_data_0) \
             && binsof(red_op_A_cp.red_op_A_LOW_data) && binsof(red_op_B_cp.red_op_B_HIGH_data) ;
             option.cross auto bin max = 0;
```

```
INVALID_cp4 : cross ALU_cp , red_op_A_cp , red_op_B_cp
                bins Bins_shift_data = binsof(ALU_cp.Bins_shift) && ( binsof(red_op_B_cp.red_op_B_HIGH_data) || binsof(red_op_A_cp.red_op_A_HIGH_data) ); bins Bins_arith_data = binsof(ALU_cp.Bins_arith) && ( binsof(red_op_B_cp.red_op_B_HIGH_data) || binsof(red_op_A_cp.red_op_A_HIGH_data) );
                option.cross_auto_bin_max = 0;
        function new(string name = "ALSU_coverage" , uvm_component parent = null );
          super.new(name ,parent );
          cvr_gp=new();
         endfunction
         function void build_phase(uvm_phase phase);
          super.build_phase(phase);
          cov_export = new("cov_export" , this);
cov_fifo = new("cov_fifo" , this);
115
                       endfunction
116
                       function void connect_phase(uvm_phase phase);
117
                             super.connect phase(phase);
118
                            cov_export.connect(cov_fifo.analysis_export);
119
120
                       endfunction
121
122
                       task run phase(uvm phase phase);
                             super.run_phase(phase);
123
124
                             forever
125
                             begin
                                   cov fifo.get(seq item cov);
126
127
                                   cvr_gp.sample();
128
                             end
                       endtask
129
130
                  endclass
            endpackage
131
```

16- ALSU sequencer

```
package ALSU sequencer pkg ;
1
        import uvm pkg::*;
        import ALSU seq item pkg::*;
        include "uvm macros.svh"
        class ALSU sequencer extends uvm sequencer #(ALSU seq item);
           `uvm component utils(ALSU sequencer)
           function new(string name = "ALSU sequencer", uvm component parent = null);
              super.new(name ,parent );
11
12
           endfunction
13
        endclass
14
15
     endpackage
```

17- Shift sequencer

```
package shift_reg_sequencer_pkg;

import uvm_pkg::*;
import shift_reg_seq_item_pkg::*;

include "uvm_macros.svh"

class shift_reg_sequencer extends uvm_sequencer #(shift_reg_seq_item);

uvm_component_utils(shift_reg_sequencer)

function new(string name = "shift_reg_sequencer", uvm_component parent = null);

super.new(name ,parent);
endfunction

endclass
endpackage
```

18- Shift monito

```
package shift_reg_monitor_pkg ;
        import uvm_pkg::*;
        import shift_reg_seq_item_pkg::*;
        import shared_pkg::*;
        `include "uvm_macros.svh"
        class shift_reg_monitor extends uvm_monitor;
            `uvm_component_utils(shift_reg_monitor)
           virtual shift_reg_if shift_vif;
           shift_reg_seq_item seq_item;
           uvm_analysis_port #(shift_reg_seq_item) mon_ap ;
           function new(string name = "shift_reg_monitor" , uvm_component parent = null );
              super.new(name ,parent );
           endfunction
           function void build phase(uvm phase phase);
              super.build phase(phase);
             mon_ap = new("mon_ap" , this);
           endfunction
17
           task run phase(uvm phase phase);
              super.run_phase(phase);
              forever
                 seq_item = shift_reg_seq_item::type_id::create("seq_item");
                 seq item.serial in = shift vif.serial in ;
                 seq item.direction = direction e (shift vif.direction);
                 seq_item.mode = mode_e'(shift_vif.mode);
                 seq_item.datain = shift_vif.datain ;
                 mon_ap.write(seq_item);
                 `uvm_info("run_phase" ,seq_item.convert2string_stimulus() , UVM_HIGH )
             endtask
        endclass
```

19- ALSU monitor

```
package ALSU monitor pkg;
        import uvm_pkg::*;
        import ALSU_seq_item_pkg::*;
        `include "uvm macros.svh"
        class ALSU monitor extends uvm monitor ;
           `uvm_component_utils(ALSU_monitor)
           virtual ALSU if ALSU vif;
11
           ALSU_seq_item seq_item;
           uvm analysis port #(ALSU seq item) mon ap ;
           function new(string name = "ALSU monitor" , uvm component parent = null );
              super.new(name ,parent );
           endfunction
           function void build phase(uvm phase phase);
              super.build phase(phase);
             mon_ap = new("mon_ap" , this);
           endfunction
           task run phase(uvm phase phase);
              super.run_phase(phase);
              forever
                 seq item = ALSU seq item::type id::create("seq item");
29
                  @(negedge ALSU vif.clk );
                  seq item.serial in = ALSU vif.serial in ;
                  seq item.red op A = ALSU vif.red op A;
                  seq item.red op B = ALSU vif.red op B;
                  seq item.bypass A = ALSU vif.bypass A;
                  seq item.bypass B = ALSU vif.bypass B;
                  seq item.direction = ALSU vif.direction ;
                  seq item.serial in = ALSU vif.serial in ;
                  seq item.opcode = ALSU vif.opcode ;
                  seq item.A = ALSU vif.A;
                  seq item.B = ALSU vif.B;
                  seq item.cin = ALSU vif.cin ;
42
                  mon ap.write(seq item);
                  `uvm_info("run_phase" ,seq_item.convert2string_stimulus() , UVM_HIGH )
44
              endtask
         endclass
      endpackage
```

20- alsu_driver

```
package ALSU_driver_pkg ;
        import uvm pkg::*;
        import ALSU_seq_item_pkg::*;
        `include "uvm_macros.svh"
        class ALSU driver extends uvm_driver #(ALSU_seq_item);
            uvm component utils(ALSU driver)
           virtual ALSU if alsu driver vif;
          ALSU seq item seq item;
           function new(string name = "ALSU_driver" , uvm_component parent = null );
              super.new(name ,parent );
           endfunction
           task run_phase(uvm_phase phase);
              super.run phase(phase);
              alsu driver vif.rst = 1;
              alsu driver vif.red op A = 0;
              alsu driver vif.red op B = 0;
              alsu driver vif.bypass A = 0;
              alsu driver vif.bypass B = 0;
              alsu driver vif.direction = 0;
              alsu driver vif.serial in = 0;
              alsu_driver_vif.opcode = 0;
              alsu_driver_vif.A = 0;
              alsu driver vif.B = 0;
29
              alsu driver vif.cin = 0;
              @(negedge alsu driver vif.clk );
              alsu driver vif.rst = 0;
              forever
34
                 seq item = ALSU seq item::type id::create("seq item");
                 seq_item_port.get_next_item(seq_item);
                 @(negedge alsu_driver_vif.clk );
                 alsu driver vif.serial in = seq item.serial in ;
                 alsu_driver_vif.red_op_A = seq_item.red_op_A;
                 alsu driver vif.red op B = seq item.red op B;
                 alsu_driver_vif.bypass_A = seq_item.bypass_A;
                 alsu_driver_vif.bypass_B = seq_item.bypass_B;
                 alsu driver vif.direction = seq item.direction;
44
                 alsu_driver_vif.serial_in = seq_item.serial_in ;
                 alsu_driver_vif.opcode = seq_item.opcode;
                 alsu_driver_vif.A = seq_item.A;
                 alsu driver vif.B = seq item.B;
47
                 alsu driver vif.cin = seq item.cin;
                             seq item port.item done();
                  `uvm info("run phase" ,seq item.convert2string stimulus() , UVM HIGH )
              end
             endtask
        endclass
```

21- Shift driver

```
package shift_reg_driver_pkg ;
        import uvm pkg::*;
        import shift reg seq item pkg::*;
        `include "uvm macros.svh"
        class shift reg driver extends uvm driver #(shift_reg_seq_item);
           `uvm component utils(shift reg driver)
           virtual shift reg if shift vif;
           shift_reg_seq_item seq_item;
           function new(string name = "shift reg driver" , uvm component parent = null );
              super.new(name ,parent );
           endfunction
11
           task run_phase(uvm_phase phase);
12
              super.run phase(phase);
              shift vif.serial in = 0;
              shift vif.direction = 0;
15
              shift vif.mode = 0;
              shift vif.datain = 0;
              #2;
              forever
              begin
                 seq item = shift reg seq item::type id::create("seq item");
                 seq item port.get next item(seq item);
                 #2:
                 shift vif.serial in = seq item.serial in ;
                 shift vif.direction =seq item.direction ;
                 shift vif.mode = seq item.mode ;
                 shift vif.datain = seq item.datain ;
                 //@(negedge shift vif.clk );
                 seq item port.item done();
                 `uvm info("run phase" ,seq item.convert2string stimulus() , UVM HIGH )
             endtask
        endclass
     endpackage
```

22- ALSU seq_item

```
package ALSU_seq_item_pkg ;
   import uvm_pkg::* ;
   include "uvm_macros.svh"
               `uvm_object_utils(ALSU_seq_item)
typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
typedef enum {Or , Xor , Add , Mult , Shift ,Rotate} opcode_valid_e ;
localparam MAXPOS = 3 ;
               localparam MAXNEG = -4;
              localparam zero = 0;
rand bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
rand bit [2:0] opcode;
rand bit signed [2:0] A, B;
logic [15:0] leds;
logic signed [5:0] out;
15
16
               constraint rst n {rst dist {0:/99 , 1:/1 } ; }
               constraint input_A {
  if ( (opcode == ADD ) || (opcode == MULT ) )
                    A dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };
                  else if (((opcode == XOR ) || (opcode == OR )) && (red_op_A == 1) && (red_op_B == 0) )
                    B == 0 ; \\ A \ dist \left\{ 3'b001:/30 \ , \ 3'b010:/30 \ , \ 3'b000:/5 \ , \ 3'b011:/5 \ , \ 3'b101:/5 \ , \ 3'b110:/5 \ , \ 3'b111:/5 \ \right\} ; \\
                    A inside { [MAXNEG : MAXPOS] };
                 constraint input_B {
                  if ( (opcode == ADD ) || (opcode == MULT ) )
                     B dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };
                  else if (((opcode == XOR ) | | | (opcode == OR )) && (red op B == 1) && (red op A == 0) )
                     B dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 };
                     B inside { [MAXNEG : MAXPOS] };
                 constraint input opcode {opcode dist {[0:3]:/45 , [4:5]:/50 ,[6:7]:/1 } ; }
                 constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10 } ; }
                 constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10
                 constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90
                 constraint input_red_op_B {red_op_B dist {1:/10 , 0:/90 } ; }
            function new(string name = "ALSU_seq_item" );
              super.new(name );
           function string convert2string();
        return $sformatf ("%s , rst = %0d , serial_in = %0d , direction = %0d , cin = %0d , red_op_A = %0d , red_op_B = %0d , bypass_A = %0d \, bypass_B = %0d , opcode = %0d , A = %0d , B = %0d , leds = %0d , out = %0d" , super.convert2string , rst , serial_in , \
         direction , cin , red_op_A , red_op_B , bypass_A , bypass_B , opcode , A , B , leds , out );
            function string convert2string_stimulus();
               return $sformatf ("rst = %0d , serial_in = %0d , direction = %0d , cin = %0d , red_op_A = %0d , red_op_B = %0d , bypass_A = %0d \
, bypass_B = %0d , opcode = %0d , A = %0d , B = %0d " , rst , serial_in , direction , cin , red_op_A , red_op_B \
                 , bypass_A , bypass_B , opcode , A , B );
        endclass
```

23- Shift seq_item

```
package shift_neg_seq_item_pkg;;
import wm_pkg:*;
import shared pkg:*;
include "uvm_macros.svh"

class shift_reg_seq_item extends uvm_sequence_item;

class shift_reg_seq_item extends uvm_seq_item;

class shift_reg_seq_item

class shift_r
```

24- alsu_config_obj

```
package ALSU config pkg;
 1
        import uvm pkg::*;
        `include "uvm macros.svh"
4
        class ALSU config extends uvm object;
           `uvm object utils(ALSU config)
           virtual ALSU_if alsu_config_vif;
           function new(string name = "ALSU_config");
10
              super.new(name);
11
           endfunction
12
        endclass
13
     endpackage
14
```

25- Shift config

```
package shift_reg_config_pkg ;
1
        import uvm pkg::*;
        `include "uvm macros.svh"
        class shift reg config extends uvm object;
           `uvm object utils(shift reg config)
           virtual shift reg if shift vif;
           uvm active passive enum is active;
11
           function new(string name = "shift reg config");
12
13
              super.new(name);
           endfunction
14
15
        endclass
     endpackage
```

26- Do file

```
vlib work
vlog *v +cover
vsim -voptargs=+acc work.ALSU_shift_top -classdebug -uvmcontrol=all -cover
add wave /ALSU_shift_top/ALSUif/*
coverage save top.ucdb -onexit
run -all
quit -sim
vcover report top.ucdb -all -details -output coverage.txt
```

27- Transcript

```
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 200004: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ALSU_scoreboard.sv(160) @ 200004: uvm_test_top.AL_env.sb [report_phase] total successful 100002
 UVM INFO ALSU scoreboard.sv(161) @ 200004: uvm test top.AL env.sb [report phase] total FAILED 0
 UVM_INFO shift_reg_scoreboard.sv(67) @ 200004: uvm_test_top.shift_env.sb [report_phase] total successful 100002
# UVM_INFO shift_reg_scoreboard.sv(68) @ 200004: uvm_test_top.shift_env.sb [report_phase] total FAILED 0
 --- UVM Report Summary ---
 ** Report counts by severity
 UVM INFO: 12
# UVM_WARNING :
# UVM_ERROR : 0
UVM_FATAL :
 ** Report counts by id
 [Questa UVM]
 [RNTST]
 [TEST DONE]
 [report_phase]
 [run_phase]
 ** Note: $finish : C:/questasim64_10.4c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
```

28- Waveform

₩ *	Msgs															
∳ dk	1'h0										oxdot					
💠 rst	1'h0															
💠 cin	1h1															
red_op_A	1'h0															
red_op_B	1'h0															
bypass_A	1'h1															
bypass_B	1'h1															
🔷 direction	1'h1															
serial_in	1'h0															
 - ∜ opcode	3'h4	3'h5 【3'h3	3'h4	3'h0	3'h5	3'h1	3'h5	3'h4	3'h5	3'h4	3'h0	3h1	3'h4	3'h3		3'h4
1 → A	3'h4	3h7 (3h0	3h7	3'h4	3'h5	3h7	3'h6				3'h5	3h1	3'h2	3'h0		3'h2
	3'h3	3h1 3h3	3'h0	3h3	3h2		3'h1	3h2	3'h0		3'h4	3'h0	3'h4	3h3	(3h0	3h3
- leds	16'hffff	16'h0000						(16'hff	ff (16'h0	000				(16 hf	fff (16'h00	00
± -♦ out	6'h00	(6'h3e (6'h3	f (6'h00	(6'h3f	(6'h3c	(6'h3d	6'h3f	(6'h00	(6'h3e			(6'h3c	(6'h01	(6°h00		
-	6'h00	(6'h1f (6' (6'h3	f (6'	6' 6'	6"h3f (6"h39	(6'	6' 6'h3f	(6'	6' (6'h1f	6'h3f	6'h1f	(6'	6' (6'	6' (6'h00		

29-		Assertion								
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	OB	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>+</u> → /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_shift_top/d Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸
	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge ALSUif.clk) disa 🗸

30- Assertion coverage

ALSU_shift_top/d SVA	1	Off	10	1	Unli	1	100%	-	0	0	0 ns	0
ALSU_shift_top/d SVA	1	Off	8	1	Unli	1	100%	Ĭ.	0	0	0 ns	0
/ALSU_shift_top/d SVA	1	Off	97	1	Unli	1	100%	V	0	0	0 ns	0
/ALSU_shift_top/d SVA	1	Off	9	1	Unli	1	100%	1	0	0	0 ns	0
ALSU_shift_top/d SVA	1	Off	6	1	Unli	1	100%	1	0	0	0 ns	0
ALSU_shift_top/d SVA	1	Off	92	1	Unli	1	100%	1	0	0	0 ns	0
ALSU_shift_top/d SVA	1	Off	97	1	Unli	1	100%	1	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	\	Off	92	1	Unli	1	100%	1	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	✓	Off	98	1	Unli	1	100%	- ✓	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	1	Off	105	1	Unli	1	100%	1	0	0	0 ns	0
ALSU_shift_top/d SVA	1	Off	96	1	Unli	1	100%	1	0	0	0 ns	0
ALSU_shift_top/d SVA	1	Off	115	1	Unli	1	100%	1	0	0	0 ns	0
ALSU_shift_top/d SVA	1	Off	525	1	Unli	1	100%	1	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	V	Off	509	1	Unli	1	100%	■ ✓	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	✓	Off	18	1	Unli	1	100%	✓	0	0	0 ns	0
ALSU_shift_top/d SVA	✓	Off	24	1	Unli	1	100%	✓	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	✓	Off	29	1	Unli	1	100%	✓	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	✓	Off	30	1	Unli	1	100%	✓	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	✓	Off	17007	1	Unli	1	100%	✓	0	0	0 ns	0
🙏 /ALSU_shift_top/d SVA	✓	Off	1730	1	Unli	1	100%	✓	0	0	0 ns	0

#part2

31- CODE Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
    parameter INPUT_PRIORITY = "A";
    input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    input [2:0] opcode;
    output reg [15:0] leds;
    reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
    reg [2:0] opcode_reg;
    reg signed [2:0] A_reg, B_reg;
    wire invalid_red_op, invalid_opcode, invalid;
    //Invalid handling
    assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
    assign invalid = invalid_red_op | invalid_opcode;
18
    always @(posedge clk or posedge rst) begin
     if(rst) begin
        cin_reg <= 0;</pre>
        red_op_B_reg <= 0;</pre>
        red_op_A_reg <= 0;</pre>
        bypass_B_reg <= 0;</pre>
        bypass_A_reg <= 0;</pre>
        direction_reg <= 0;</pre>
        serial in reg <= 0;
        opcode_reg <= 0;
        A_reg <= 0;
        32
            end else begin
                 cin_reg <= cin;
33
34
                 red_op_B_reg <= red_op_B;
                 red_op_A_reg <= red op A;
35
                 bypass B reg <= bypass B;
36
37
                 bypass A reg <= bypass A;
                 direction_reg <= direction;</pre>
39
                 serial_in_reg <= serial_in;
40
                 opcode_reg <= opcode;
41
                 A_reg <= A;
42
                 B_reg \le B;
43
         end
44
45
         //leds output blinking
         always @(posedge clk or posedge rst) begin
46
            if(rst) begin
47
                 leds <= 0;
48
49
            end else begin
50
                   if (invalid)
                      leds <= ~leds;</pre>
51
52
                   else
                      leds <= 0;
53
54
         end
55
```

```
always @(posedge clk or posedge rst) begin
       if(rst) begin
59
         if (invalid)
             out <= 0;
         else if (bypass_A_reg && bypass_B_reg)
          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
         else if (bypass_A_reg)
          out <= A_reg;
         else if (bypass_B_reg)
           out <= B_reg;
         else begin
             case (opcode_reg) // third bug is to used the opcode_reg  not the opcode
               3'h0: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
                 else if (red_op_A_reg)
                  out <= |A_reg;
                 else if (red_op_B_reg)
                   out <= |B_reg;
                   out <= A_reg | B_reg;
               3'h1: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
                 else if (red_op_A_reg)
                  out <= ^A_reg;
                 else if (red_op_B_reg)
                   out <= ^B_reg;
                   out <= A reg ^ B reg;
                  3'h2:begin
                        if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                            out <= A_reg + B_reg + cin_reg ;</pre>
 95
                        else
                            out <= A_reg + B_reg ;
                        end
                  3'h3: out <= A_reg * B_reg;</pre>
                  3'h4: begin
                    if (direction_reg)
                      out <= {out[4:0], serial_in_reg};</pre>
                    else
                      out <= {serial_in_reg, out[5:1]};</pre>
104
                 end
                  3'h5: begin
                    if (direction_reg)
                      out <= {out[4:0], out[5]};
                      out <= {out[0], out[5:1]};
              default : out <= 0 ;</pre>
               endcase
           end
      endmodule
```

32- Interface

```
interface ALSU_if (clk);
input clk;
logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2:0] opcode;
logic signed [2:0] A, B;
logic [15:0] leds;
logic signed [5:0] out;

modport DUT (input clk , rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in , opcode , A , B , output leds , out );
endinterface
```

33- top module

```
c > Users > CS > Downloads > Karem Wasem Diploma > session6_Assignmen > ALSU ? $\frac{1}{2} \text{ALSU_top.sv}$

import ALSU_test_pkg::*;

import wm_pkg::*;

include "uvm_macros.svh"

module ALSU_top();

bit clk;

initial

begin

clk = 0;

forever

#1 clk = ~clk;

end

ALSU if ALSUif (clk);

ALSU dut ( ALSUif.A, ALSUif.B, ALSUif.cin, ALSUif.serial_in, ALSUif.red_op_A, ALSUif.red_op_B, \
ALSU if ALSU dut ( ALSUif.bypass_A, ALSUif.bypass_B, ALSUif.clk, ALSUif.rst, ALSUif.direction, ALSUif.leds, ALSUif.out);

bind ALSU SVA sva(ALSUif.DUT);

initial

begin

uvm_config_db#(virtual ALSU_if)::set(null , "uvm_test_top" , "ALSUif" , ALSUif );

run_test("ALSU_test");

end

endmodule

endmodule
```

34- alsu_test

```
package ALSU test pkg;
       import ALSU env pkg::*;
       import ALSU_config_pkg::*;
       import ALSU_seq_reset_pkg::*;
       import ALSU_seq_main_pkg::*;
       import ALSU_seq_item_pkg::*;
       import alsu_seq_item_valid_invalid_pkg::*;
       import uvm_pkg::*;
       include "uvm macros.svh"
       class ALSU test extends uvm test;
          `uvm_component_utils(ALSU_test)
         ALSU env env;
         ALSU_config alsu_config_obj_test;
         ALSU reset sequence reset sequence ;
         ALSU_main_sequence main_sequence;
          function new(string name = "ALSU_test" , uvm_component parent = null );
            super.new(name ,parent );
          function void build_phase(uvm_phase phase);
           super.build phase(phase);
           env = ALSU_env::type_id::create("env",this );
           alsu_config_obj_test = ALSU_config::type_id::create("alsu_config_obj_test");
           main_sequence = ALSU_main_sequence::type_id::create("main_sequence" );
           reset_sequence = ALSU_reset_sequence::type_id::create("reset_sequence");
           set_type_override_by_type(ALSU_seq_item::get_type(), alsu_seq_item_valid_invalid::get_type());
30
           if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "ALSUif" , alsu_config_obj_test.alsu_config_vif ))
             `uvm_fatal("run_phase" , "test - unable to get the virtual interface ") ;
          uvm_config_db#(ALSU_config)::set (this , "*" , "CFG" , alsu_config_obj_test );
        task run_phase(uvm_phase phase);
        super.run_phase(phase);
        phase.raise_objection(this);
         `uvm_info("run_phase","reset assert" , UVM_LOW)
         reset_sequence.start(env.agt.sqr);
         `uvm_info("run_phase","reset deassert" , UVM_LOW)
         `uvm_info("run_phase","stimulus generation started" , UVM_LOW)
        main_sequence.start(env.agt.sqr);
         `uvm_info("run_phase","stimulus generation ended" , UVM_LOW)
        phase.drop_objection(this);
        endtask:run_phase
      endclass
```

```
1
     package ALSU env pkg ;
       import ALSU agent pkg::*;
        import ALSU scoreboard pkg::*;
        import ALSU coverage pkg::*;
        import uvm pkg::*;
        `include "uvm macros.svh"
        class ALSU env extends uvm env;
11
           `uvm component utils(ALSU env)
12
13
           ALSU agent agt;
           ALSU scoreboard sb;
15
           ALSU coverage cov;
           function new(string name = "ALSU_env" , uvm_component parent = null );
17
              super.new(name ,parent );
           endfunction
19
21
           function void build phase(uvm phase phase);
22
              super.build phase(phase);
             agt = ALSU agent::type id::create("agt",this );
23
              sb = ALSU scoreboard::type id::create("sb",this );
              cov = ALSU coverage::type id::create("cov",this );
25
           endfunction
26
27
           function void connect phase(uvm phase phase);
29
              agt.agt ap.connect(sb.sb export);
              agt.agt ap.connect(cov.cov export);
           endfunction
        endclass
     endpackage
```

```
package ALSU seq reset pkg;
1
        import ALSU seq item pkg::*;
        import uvm pkg::*;
        `include "uvm_macros.svh"
        class ALSU_reset_sequence extends uvm_sequence #(ALSU_seq_item);
           `uvm object utils(ALSU reset sequence)
10
11
           ALSU seq item seq item;
           function new(string name = "ALSU reset sequence" );
12
              super.new(name) ;
13
14
           endfunction
15
           task body:
16
              seq item = ALSU seq item::type id::create("seq item");
              start item(seq item);
17
              seq item.rst = 1;
18
19
              seq item.red op A = 0;
              seq item.red op B = 0;
20
              seq item.bypass A = 0;
21
              seq item.bypass B = 0;
22
              seq item.direction = 0;
23
24
              seq item.serial in = 0;
              seq item.opcode = 0 ;
25
              seq item.A = 0;
26
              seq item.B = 0;
27
              seq item.cin = 0;
28
29
              finish item(seq item);
31
           endtask
32
        endclass
     endpackage
```

37- Main sequence

```
package ALSU seq main pkg;
        import ALSU_seq_item_pkg::*;
        import uvm_pkg::*;
        include "uvm_macros.svh"
8
        class ALSU main sequence extends uvm sequence #(ALSU seq item);
            `uvm_object_utils(ALSU_main_sequence)
11
           ALSU_seq_item seq_item;
           function new(string name = "ALSU_main_sequence" );
12
              super.new(name) ;
13
           endfunction
14
           task body:
              repeat(100000)
17
              begin
                 seq_item = ALSU_seq_item::type_id::create("seq_item");
                 start_item(seq_item);
                 assert(seq_item.randomize());
20
21
                 finish item(seq item);
           endtask
        endclass
     endpackage
```

38- ALSU agent

```
package ALSU_agent_pkg ;
   import ALSU driver pkg::*;
   import ALSU sequencer pkg::*;
   import ALSU_monitor_pkg::*;
   import ALSU_config_pkg::*;
   import ALSU seq item pkg::*;
   import uvm_pkg::*;
   `include "uvm_macros.svh"
   class ALSU agent extends uvm agent;
      `uvm component utils(ALSU agent)
    ALSU driver driver;
     ALSU sequencer sqr;
     ALSU monitor mon ;
     ALSU_config ALSU_cfg;
     uvm_analysis_port #(ALSU_seq_item) agt_ap ;
      function new(string name = "ALSU_agent" , uvm_component parent = null );
         super.new(name ,parent );
     endfunction
```

```
function void build phase(uvm phase phase);
              super.build phase(phase);
26
              if(!uvm_config_db#(ALSU_config)::get (this , "" , "CFG" , ALSU_cfg ) )
              `uvm fatal("build phase" , "driver - unable to get the virtual interface ") ;
28
              driver = ALSU driver::type id::create("driver",this );
              sqr = ALSU sequencer::type id::create("sqr",this );
              mon = ALSU monitor::type id::create("mon",this );
              agt_ap = new("agt_ap" , this) ;
           endfunction
           function void connect_phase(uvm_phase phase);
             driver alsu driver vif = ALSU cfg.alsu config vif;
              mon.ALSU vif = ALSU cfg.alsu config vif ;
              driver.seg item port.connect(sqr.seg item export);
              mon.mon ap.connect(agt ap);
           endfunction
        endclass
42
     endpackage
```

39- ALSU scoreboard

```
package ALSU scoreboard pkg;
        import ALSU_seq_item_pkg::*;
        import uvm pkg::*;
        include "uvm_macros.svh"
        class ALSU scoreboard extends uvm scoreboard;
           `uvm_component_utils(ALSU_scoreboard)
           uvm analysis export #(ALSU seq item) sb export;
          uvm tlm analysis fifo #(ALSU seg item) sb fifo ;
          ALSU_seq_item seq_item_cov ;
           logic [5:0] dataout_ref;
           logic [15:0] leds_ref;
             logic cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
             logic [2:0] opcode reg;
             logic signed [2:0] A reg, B reg;
             logic invalid red op, invalid opcode, invalid;
           int error count = 0;
           int correct_count = 0;
           function new(string name = "ALSU scoreboard" , uvm component parent = null );
              super.new(name ,parent );
           endfunction
           function void build phase(uvm phase phase);
              super.build phase(phase);
              sb_export = new("sb_export" , this) ;
              sb_fifo = new("sb_fifo" , this);
           endfunction
           function void connect_phase(uvm_phase phase);
             sb_export.connect(sb_fifo.analysis_export);
30
           endfunction
```

```
task run_phase(uvm_phase phase);
              super.run_phase(phase);
              forever
                 sb fifo.get(seq item cov);
                 ref_model(seq_item_cov);
                 if(seq_item_cov.out != dataout_ref && seq_item_cov.leds != leds_ref )
                 begin
                    <code>uvm_error("run_phase" , $sformatf("comparsion failed trasnsaction received by the dut %s shile \</code>
                     the reference out %ob" ,seq_item_cov.convert2string , dataout_ref ));
                    error count++;
                 begin
                    `uvm_info("run_phase" ,seq_item_cov.convert2string_stimulus() , UVM_HIGH ) ;
                    correct_count++ ;
                 end
             endtask
52
               task ref model(ALSU seq item seq item cov);
                    invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
                    invalid opcode = opcode_reg[1] & opcode_reg[2];
                    invalid = invalid_red_op | invalid_opcode;
                        fork
                             begin
                                 if(seq_item_cov.rst) begin
                                      cin_reg <= 0;</pre>
                                      red_op_B_reg <= 0;
                                      red_op_A_reg <= 0;</pre>
                                      bypass_B_reg <= 0;</pre>
                                      bypass A reg <= 0;
                                      direction_reg <= 0;</pre>
                                      serial in reg <= 0;
                                      opcode reg <= 0;
                                      A_reg <= 0;
                                      B_reg <= 0;
                                 end else begin
                                      cin_reg <= seq_item_cov.cin;</pre>
                                      red_op_B_reg <= seq_item_cov.red_op_B;</pre>
                                      red_op_A_reg <= seq_item_cov.red_op_A;</pre>
                                      bypass_B_reg <= seq_item_cov.bypass_B;</pre>
                                      bypass_A_reg <= seq_item_cov.bypass_A;</pre>
                                      direction reg <= seq item cov.direction;</pre>
                                      serial in reg <= seq item cov.serial in;
                                      opcode_reg <= seq_item_cov.opcode;</pre>
                                      A reg <= seq item cov.A;
                                      B reg <= seq item cov.B;
                                 end
                             end
```

```
83
                               begin
                                    if(seq item cov.rst) begin
                                         dataout ref <= 0;
                                    else begin
                                    if (invalid)
 88
                                    dataout_ref <= 0;
                                    else if (bypass_A_reg && bypass_B_reg)
                                    dataout_ref <= A_reg;</pre>
                                    else if (bypass_A_reg)
                                    dataout_ref <= A_reg;</pre>
93
                                    else if (bypass_B_reg)
                                    dataout_ref <= B_reg;</pre>
                                    else begin
                                         case (opcode_reg)
                                              3'h0: begin
                                              if (red_op_A_reg && red_op_B_reg)
                                              dataout ref <= A reg;
                                              else if (red op A reg)
                                              dataout_ref <= |A_reg;</pre>
                                              else if (red_op_B_reg)
104
                                              dataout ref <= |B reg;
                                              else
                                              dataout_ref <= A_reg | B_reg;</pre>
                                              end
                                              3'h1: begin
                                              if (red_op_A_reg && red_op_B_reg)
                                              dataout ref <=
                                                                ^A reg;
110
                                       else if (red_op_A_reg)
111
                                       dataout_ref <= ^A_reg;</pre>
                                       else if (red_op_B_reg)
                                       dataout_ref <= ^B_reg;</pre>
                                       else
116
                                       dataout_ref <= A_reg ^ B_reg;</pre>
                                       end
                                       3'h2:begin
                                           dataout_ref <= A_reg + B_reg + cin_reg ;</pre>
                                       3'h3: dataout_ref <= A_reg * B_reg;</pre>
                                       3'h4: begin
                                       if (direction reg)
                                       dataout_ref <= {dataout_ref[4:0], serial_in_reg};</pre>
                                       dataout_ref <= {serial_in_reg, dataout_ref[5:1]};</pre>
                                       end
                                       3'h5: begin
                                       if (direction_reg)
                                       dataout_ref <= {dataout_ref[4:0], dataout_ref[5]};</pre>
130
                                       dataout ref <= {dataout ref[0], dataout ref[5:1]};</pre>
                                   default : dataout_ref <= 0 ;
                                   endcase
136
                               end
                               end
```

```
join
if(seq_item_cov.rst) begin
leds_ref <= 0;
end else begin
if (invalid)
leds_ref <= ~leds_ref;
else
leds_ref <= 0;
end
endtask

function void report_phase(uvm_phase phase);
super.report_phase(phase);
'uvm_info("report_phase" ,$sformatf("total successful %0d " ,correct_count ) , UVM_MEDIUM );
'uvm_info("report_phase" ,$sformatf("total FAILED %0d " ,error_count ) , UVM_MEDIUM );
endfunction
endclass
endpackage
```

10-ALSU coverage

```
package ALSU_coverage_pkg ;
   import ALSU seq item pkg::*;
   import uvm_pkg::*;
   include "uvm macros.svh"
  class ALSU_coverage extends uvm_component;
      `uvm_component_utils(ALSU_coverage)
     uvm_analysis_export #(ALSU_seq_item) cov_export ;
     uvm_tlm_analysis_fifo #(ALSU_seq_item) cov_fifo;
     ALSU seq item seq item cov;
      typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
      typedef enum {Or , Xor , Add , Mult , Shift ,Rotate} opcode_valid_e ;
      localparam MAXPOS = 3 ;
      localparam MAXNEG = -4;
      localparam zero = 0;
      covergroup cvr_gp ;
        A_cp : coverpoint seq_item_cov.A {
           bins A_data_0 = {0};
           bins A data max = {MAXPOS} ;
           bins A data min = {MAXNEG} ;
           bins A_data_default = default ;
           bins A_data_walkingones[] = {1, 2, -4} iff (seq_item_cov.red_op_A && !seq_item_cov.red_op_B);
       B_cp : coverpoint seq_item_cov.B {
           bins B data 0 = \{0\};
           bins B_data_max = {MAXPOS} ;
           bins B data min = {MAXNEG} ;
           bins B_data_default = default ;
           bins B_data_walkingones[] = {1, 2, -4} iff (!seq_item_cov.red_op_A && seq_item_cov.red_op_B);
```

```
ALU cp : coverpoint seq item cov.opcode {
                     bins Bins_shift[] = {SHIFT , ROTATE} ;
38
                     bins Bins_arith[] = {ADD , MULT} ;
                     bins Bins_bitwise[] = {OR , XOR} ;
39
                      illegal_bins Bins_invalid = {INVALID_6 , INVALID_7};
10
41
42
                   cin cp : coverpoint seq item cov.cin {
43
                     bins cin_data = \{0, 1\};
44
45
46
                   direction_cp : coverpoint seq_item_cov.direction {
47
                     bins direction_data = {0 , 1};
50
                   serial_in_cp : coverpoint seq_item_cov.serial_in {
                     bins serial_in_data = {0 , 1};
                   red_op_A_cp : coverpoint seq_item_cov.red_op_A {
                     bins red_op_A_LOW_data = {0};
56
                     bins red_op_A_HIGH_data = {1};
58
                   red op B cp : coverpoint seq item cov.red op B {
                     bins red_op_B_LOW_data = {0};
60
                     bins red op B HIGH data = {1};
61
62
      add_mult_cp1 : cross A_cp , B_cp , ALU_cp
             bins zero A add = binsof(ALU cp.Bins arith) && binsof(A cp.A data 0) && binsof(B cp.B data 0);
             bins max_pos_add = binsof(ALU_cp.Bins_arith) && binsof(A_cp.A_data_max) && binsof(B_cp.B_data_max);
             option.cross_auto_bin_max = 0;
      opcode cp2 : cross cin cp , direction cp , serial in cp , ALU cp ,red op A cp , red op B cp
             bins cin_add = binsof(cin_cp.cin_data) && binsof(ALU_cp.Bins_arith) intersect {ADD} ;
             bins serialin_shift = binsof(serial_in_cp.serial_in_data) && binsof(ALU_cp) intersect {SHIFT};
             bins direction_shift_rota = binsof(direction_cp) && binsof(ALU_cp.Bins_shift);
             option.cross_auto_bin_max = 0;
      or_xor_cp3 : cross A_cp , B_cp , ALU_cp , red_op_A_cp , red_op_B_cp
             bins or xor data A = binsof(ALU cp.Bins bitwise) && binsof(A cp.A data walkingones) && binsof(B cp.B data 0) \
              && binsof(red_op_B_cp.red_op_B_LOW_data) && binsof(red_op_A_cp.red_op_A_HIGH_data);
             bins or_xor_data_B = binsof(ALU_cp.Bins_bitwise) && binsof(B_cp.B_data_walkingones) && binsof(A_cp.A_data_0) \
             && binsof(red_op_A_cp.red_op_A_LOW_data) && binsof(red_op_B_cp.red_op_B_HIGH_data) ;
             option.cross auto bin max = 0;
```

```
INVALID_cp4 : cross ALU_cp , red_op_A_cp , red_op_B_cp
                bins Bins_shift_data = binsof(ALU_cp.Bins_shift) && ( binsof(red_op_B_cp.red_op_B_HIGH_data) || binsof(red_op_A_cp.red_op_A_HIGH_data) ); bins Bins_arith_data = binsof(ALU_cp.Bins_arith) && ( binsof(red_op_B_cp.red_op_B_HIGH_data) || binsof(red_op_A_cp.red_op_A_HIGH_data) );
                option.cross_auto_bin_max = 0;
        function new(string name = "ALSU_coverage" , uvm_component parent = null );
          super.new(name ,parent );
          cvr_gp=new();
         endfunction
         function void build_phase(uvm_phase phase);
          super.build_phase(phase);
          cov_export = new("cov_export" , this);
cov_fifo = new("cov_fifo" , this);
115
                       endfunction
116
                       function void connect_phase(uvm_phase phase);
117
                             super.connect phase(phase);
118
                            cov_export.connect(cov_fifo.analysis_export);
119
120
                       endfunction
121
122
                       task run phase(uvm phase phase);
                             super.run_phase(phase);
123
124
                             forever
125
                             begin
                                   cov fifo.get(seq item cov);
126
127
                                   cvr_gp.sample();
128
                             end
                       endtask
129
130
                  endclass
            endpackage
131
```

11- ALSU sequencer

```
package ALSU sequencer pkg ;
1
        import uvm_pkg::*;
        import ALSU seq item pkg::*;
        include "uvm macros.svh"
        class ALSU sequencer extends uvm sequencer #(ALSU seq item);
           `uvm component utils(ALSU sequencer)
           function new(string name = "ALSU sequencer", uvm component parent = null);
              super.new(name ,parent );
11
12
           endfunction
13
        endclass
14
15
     endpackage
```

12-ALSU monitor

```
package ALSU monitor pkg;
       import uvm_pkg::*;
       import ALSU_seq_item_pkg::*;
       `include "uvm macros.svh"
       class ALSU monitor extends uvm monitor ;
          `uvm_component_utils(ALSU_monitor)
          virtual ALSU if ALSU vif;
          ALSU_seq_item seq_item;
          uvm analysis port #(ALSU seq item) mon ap ;
          function new(string name = "ALSU monitor" , uvm component parent = null );
             super.new(name ,parent );
          endfunction
          function void build phase(uvm phase phase);
             super.build phase(phase);
            mon_ap = new("mon_ap" , this) ;
          endfunction
          task run phase(uvm phase phase);
             super.run_phase(phase);
             forever
                seq item = ALSU seq item::type id::create("seq item");
29
                 @(negedge ALSU vif.clk );
                 seq item.serial in = ALSU vif.serial in ;
                 seq item.red op A = ALSU vif.red op A;
                 seq item.red op B = ALSU vif.red op B;
                 seq item.bypass A = ALSU vif.bypass A;
                 seq item.bypass B = ALSU vif.bypass B;
                 seq item.direction = ALSU vif.direction ;
                 seq item.serial in = ALSU vif.serial in ;
                 seq item.opcode = ALSU vif.opcode ;
                 seq item.A = ALSU vif.A;
                 seq item.B = ALSU vif.B;
                 seq item.cin = ALSU vif.cin;
42
                 mon ap.write(seq item);
                 `uvm_info("run_phase" ,seq_item.convert2string_stimulus() , UVM_HIGH )
44
             endtask
        endclass
     endpackage
```

13-alsu_driver

```
package ALSU_driver_pkg ;
        import uvm pkg::*;
        import ALSU_seq_item_pkg::*;
        `include "uvm_macros.svh"
        class ALSU driver extends uvm_driver #(ALSU_seq_item);
            uvm component utils(ALSU driver)
           virtual ALSU if alsu driver vif;
          ALSU seq item seq item;
           function new(string name = "ALSU_driver" , uvm_component parent = null );
              super.new(name ,parent );
           endfunction
           task run_phase(uvm_phase phase);
              super.run phase(phase);
              alsu driver vif.rst = 1;
              alsu driver vif.red op A = 0;
              alsu driver vif.red op B = 0;
              alsu driver vif.bypass A = 0;
              alsu driver vif.bypass B = 0;
              alsu driver vif.direction = 0;
              alsu driver vif.serial in = 0;
              alsu_driver_vif.opcode = 0;
              alsu_driver_vif.A = 0;
              alsu driver vif.B = 0;
29
              alsu driver vif.cin = 0;
              @(negedge alsu driver vif.clk );
              alsu driver vif.rst = 0;
              forever
34
                 seq item = ALSU seq item::type id::create("seq item");
                 seq_item_port.get_next_item(seq_item);
                 @(negedge alsu_driver_vif.clk );
                 alsu driver vif.serial in = seq item.serial in ;
                 alsu_driver_vif.red_op_A = seq_item.red_op_A;
                 alsu driver vif.red op B = seq item.red op B;
                 alsu driver vif.bypass A = seq item.bypass A;
                 alsu_driver_vif.bypass_B = seq_item.bypass_B;
                 alsu driver vif.direction = seq item.direction;
44
                 alsu_driver_vif.serial_in = seq_item.serial_in ;
                 alsu_driver_vif.opcode = seq_item.opcode;
                 alsu_driver_vif.A = seq_item.A;
                 alsu driver vif.B = seq item.B;
                 alsu driver vif.cin = seq item.cin;
                             seq item port.item done();
                  `uvm info("run phase" ,seq item.convert2string stimulus() , UVM HIGH )
              end
             endtask
        endclass
```

14-ALSU seq item

```
package ALSU_seq_item_pkg ;
   import uvm_pkg::* ;
   include "uvm_macros.svh"
               `uvm_object_utils(ALSU_seq_item)
typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
typedef enum {Or , Xor , Add , Mult , Shift ,Rotate} opcode_valid_e ;
localparam MAXPOS = 3 ;
               localparam MAXNEG = -4;
              localparam zero = 0;
rand bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
rand bit [2:0] opcode;
rand bit signed [2:0] A, B;
logic [15:0] leds;
logic signed [5:0] out;
15
16
               constraint rst n {rst dist {0:/99 , 1:/1 } ; }
              constraint input_A {
  if ( (opcode == ADD ) || (opcode == MULT ) )
                    A dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };
                 else if (((opcode == XOR ) || (opcode == OR )) && (red_op_A == 1) && (red_op_B == 0) )
                    B == 0 ; \\ A \ dist \left\{ 3'b001:/30 \ , \ 3'b010:/30 \ , \ 3'b000:/5 \ , \ 3'b011:/5 \ , \ 3'b101:/5 \ , \ 3'b110:/5 \ , \ 3'b111:/5 \ \right\} ; \\
                    A inside { [MAXNEG : MAXPOS] };
               constraint input_B {
                if ( (opcode == ADD ) || (opcode == MULT ) )
                   B dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , \{3\ b010\ ,\ 3\ b001\ ,\ 3\ b111\ ,\ 3\ b110\ ,\ 3\ b101\}:/25\ \} ;
                else if (((opcode == XOR ) || (opcode == OR )) && (red_op_B == 1) && (red_op_A == 0) )
                   B dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b111:/5 };
                   B inside { [MAXNEG : MAXPOS] };
               constraint input opcode {opcode dist {[0:3]:/50 , [4:5]:/50 } ; }
               constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10
               constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10 } ; }
               constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90
               constraint input_red_op_B {red_op_B dist {1:/10 , 0:/90 } ; }
            function new(string name = "ALSU_seq_item" );
              super.new(name );
           function string convert2string();
        return $sformatf ("%s , rst = %0d , serial_in = %0d , direction = %0d , cin = %0d , red_op_A = %0d , red_op_B = %0d , bypass_A = %0d \, bypass_B = %0d , opcode = %0d , A = %0d , B = %0d , leds = %0d , out = %0d" , super.convert2string , rst , serial_in , \
         direction , cin , red_op_A , red_op_B , bypass_A , bypass_B , opcode , A , B , leds , out );
            function string convert2string_stimulus();
               return $sformatf ("rst = %0d , serial_in = %0d , direction = %0d , cin = %0d , red_op_A = %0d , red_op_B = %0d , bypass_A = %0d \
, bypass_B = %0d , opcode = %0d , A = %0d , B = %0d " , rst , serial_in , direction , cin , red_op_A , red_op_B \
                 , bypass_A , bypass_B , opcode , A , B );
        endclass
```

15-ALSU seq_item_valid_invalid

```
package alsu_seq_item_valid_invalid_pkg ;
           import uvm_pkg::*;
                `uvm_object_utils(alsu_seq_item_valid_invalid)
                constraint input_opcode {opcode dist {[0:3]:/40 , [4:5]:/40 ,[6:7]:/20 } ; }
                constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10 } ; ]
                constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10 } ; }
                constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90 } ; }
                constraint input_red_op_B {red_op_B dist {1:/10 , 0:/90 } ; }
               function new(string name = "alsu_seq_item_valid_invalid" );
                  super.new(name );
21
22
23
24
25
26
27
28
29
30
               function string convert2string();
           return $sformatf ("%s , rst = %od , serial_in = %od , direction = %od , cin = %od , red_op_A = %od , red_op_B = %od , bypass_A = %od , bypass_B = %od \
, opcode = %od , A = %od , B = %od , leds = %od , out = %od" , super.convert2string , rst , serial_in , direction , cin , red_op_A , red_op_B \
           , bypass_A , bypass_B , opcode , A , B , leds , out );
               function string convert2string_stimulus();
                  return $sformatf ("rst = %0d , serial_in = %0d , direction = %0d , cin = %0d , red_op_A = %0d , red_op_B = %0d , bypass_A = %0d , bypass_B = %0d \
, opcode = %0d , A = %0d , B = %0d " , rst , serial_in , direction , cin , red_op_A , red_op_B , bypass_A , bypass_B , opcode , A , B );
           endclass
```

16-alsu_config_obj

```
package ALSU_config pkg ;
 1
 2
        import uvm pkg::*;
        `include "uvm macros.svh"
4
        class ALSU config extends uvm object;
            `uvm object utils(ALSU config)
           virtual ALSU if alsu config vif;
9
           function new(string name = "ALSU config");
10
               super.new(name) ;
11
           endfunction
12
        endclass
13
14
```

17- Do file

18-Transcript without the override method call

```
* To turn off, set 'recording_detail' to off:
* uvm_config_db#(int) ::set(null, "", "recording_detail", 0); *
* uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
UVM_INFO ALSU_test.sv(43) @ 4: uvm_test_top [run_phase] reset deassert

UVM_INFO ALSU_test.sv(45) @ 4: uvm_test_top [run_phase] stimulus generation started

UVM_INFO ALSU_test.sv(47) @ 200004: uvm_test_top [run_phase] stimulus generation ended

UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1268) @ 200004: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase

UVM_INFO ALSU_test.sv(40) @ 200004: uvm_test_top.env.sb [report_phase] total successful 100002
UVM_INFO ALSU_scoreboard.sv(161) @ 200004: uvm_test_top.env.sb [report_phase] total FAILED 0
  -- UVM Report Summary -
 ** Report counts by severity
UVM_INFO :
UVM_WARNING :
UVM_ERROR : 0
UVM_FATAL : 0
 ** Report counts by id
 [Questa UVM]
 [RNTST]
 [TEST_DONE]
 [report phase]
                          4
 [run phase]
  * Note: $finish
                                : C:/questasim64_10.4c/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
     Time: 200004 ns Iteration: 61 Instance: /ALSU_top
```

19-Transcript without the override method call

```
** Error: (vsim-8565) Illegal state bin was hit at value=6. The bin counter for the illegal bin '\/ALSU_coverage_pkg::ALSU_coverage::cvr_gp .ALU_cp.Bins_invalid' is 19899.
    Time: 199936 ns Iteration: 2 Region: /uvm_pkg::uvm_task_phase::execute
 ** Error: (vsim-8565) Illegal state bin was hit at value=6. The bin counter for the illegal bin '\/ALSU_coverage_pkg::ALSU_coverage::cvr_gp .ALU_cp.Bins_invalid' is 19900.
    Time: 199938 ns Iteration: 2 Region: /uvm_pkg::uvm_task_phase::execute
 ** Error: (vsim-8565) Illegal state bin was hit at value=7. The bin counter for the illegal bin '\/ALSU_coverage_pkg::ALSU_coverage::cvr_gp .ALU_cp.Bins_invalid' is 19901.
    Time: 199970 ns Iteration: 2 Region: /uvm pkg::uvm task phase::execute
 ** Error: (vsim-8565) Illegal state bin was hit at value=6. The bin counter for the illegal bin '\ALSU_coverage_pkg::ALSU_coverage::cvr_gp .ALU_cp.Bins_invalid' is 19902.
    Time: 199986 ns Iteration: 2 Region: /uvm_pkg::uvm_task_phase::execute
 ** Error: (vsim-8565) Illegal state bin was hit at value=6. The bin counter for the illegal bin '\/ALSU_coverage pkg::ALSU_coverage::cvr_gp .ALU_cp.Bins_invalid' is 19903.
    Time: 200004 ns Iteration: 2 Region: /uvm_pkg::uvm_task_phase::execute
# UVM_INFO ALSU_test.sv(47) @ 200004: uvm_test_top [run_phase] stimulus generation ended
# UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1268) @ 200004: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
 UVM INFO ALSU scoreboard.sv(160) @ 200004: uvm test top.env.sb [report phase] total successful 100002
# UVM_INFO ALSU_scoreboard.sv(161) @ 200004: uvm_test_top.env.sb [report_phase] total FAILED 0
# --- UVM Report Summary ---
# ** Report counts by severity
 UVM_INFO : 10
 UVM_WARNING :
# UVM_ERROR :
# UVM_FATAL : 0
* ** Report counts by id
# [Questa UVM]
 [RNTST]
  [TEST DONE]
  [report_phase]
# [run_phase]
```

20- Waveform

∳ dk	1'h0															
√ rst	1'h0															
din din	1'h0															
red_op_A	1'h0															
red_op_B	1'h0															
bypass_A	1'h1															
🔷 bypass_B	1'h0															
🔷 direction	1'h0															
🔷 serial_in	1'h1															
+	3'h0	3'h4	3'h0	3'h4	3'h2		3'h0	3'h3	3'h0	3'h5	3'h2	3'h5	3'h3	3'h5		
-	3'h3	3'h4	3'h0	3'h1	3'h3				3h1		3'h3				3'h2	31
+ - 分 B	3'h7	3'h4	3h2	3'h0			3'h7	3'h0	3'h2	3'h0		3h7	3'h3	3'h5	3'h7	31
∓ – ∲ leds	16'h0000	16'h0000													16	hffff
⊕ 🔷 out	6'h03	6' (6'h0	0 (6'h3c	(6'h00	(6'h01	(6'h03				(6'h01		(6'h0:	3		(6'h)	00

21-Assertion

<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
★ /ALSU_top/dut/sva Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸
<u>→</u> /ALSU_top/dut/sva Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off a	assert(@(posedge ALSUif.clk) disa 🗸

22-Assertion coverage

IName	Language	Enabled	Log	Count	AtLeast	Limit	weignt	CMPIT %	Cmpit grapn	ınduaea	метогу	реак метогу	Peak Memory Time	Cumulative Inreads	
/ALSU_top/dut/sva	SVA	1	Off	15	1	Unli	1	100%		√	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	1	Off	14	1	Unli	1	100%		1	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	1	Off	74	1	Unli	1	100%		V	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	1	Off	8	1	Unli	1	100%		1	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	1	Off	15	1	Unli	1	100%		1	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	1	Off	96	1	Unli	1	100%		√	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	✓	Off	89	1	Unli	1	100%		✓	0	0	0 ns	0	
/ALSU_top/dut/sva		√	Off	105	1	Unli	1	100%		√	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	✓	Off	114	1	Unli	1	100%		✓	0	0	0 ns	0	
/ALSU_top/dut/sva		✓	Off	94	1	Unli	1	100%		✓	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	\checkmark	Off	89		Unli		100%		✓	0	0	0 ns	0	
/ALSU_top/dut/sva		✓	Off	111	1	Unli	1	100%		✓	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	\checkmark	Off	512		Unli		100%		√	0	0	0 ns	0	
/ALSU_top/dut/sva		✓	Off	512	1	Unli	1	100%		✓	0	0	0 ns	0	
/ALSU_top/dut/sva		\checkmark	Off	18	1	Unli	1	100%		√	0	0	0 ns	0	
/ALSU_top/dut/sva		✓	Off	14		Unli		100%		✓	0	0	0 ns	0	
/ALSU_top/dut/sva		\checkmark	Off	25		Unli		100%		√	0	0	0 ns	0	
/ALSU_top/dut/sva		\checkmark	Off	20		Unli		100%		✓	0	0	0 ns	0	
/ALSU_top/dut/sva		✓	Off	17079		Unli		100%		√	0	0	0 ns	0	
/ALSU_top/dut/sva	SVA	✓	Off	1627	1	Unli	1	100%		✓	0	0	0 ns	0	