# SV Randomization & Functional Coverage Assignment3

By: Mohamed Sayed Mohamed Soliman

# Question 1

# > Counter

Note: Add the functional coverage in the functional coverage column of your verification plan.

Functional Coverage – to be sampled with the positive edge of the clock

- 1. Coverpoint for load data when load is asserted
- Coverpoint for count out if the reset is deasserted, enable is active and up\_down is high
  - a. Autogenerate bins for all values
- Coverpoint for count out if the reset is deasserted, enable is active and up\_down is high
  - a) Transition bin to check when overflow occurs (maximum value to zero)
- Coverpoint for count out if the reset is deasserted, enable is active and up\_down is low
  - a. Autogenerate bins for all values
- Coverpoint for count out if the reset is deasserted, enable is active and up\_down is low
  - a. Transition bin to check when underflow occurs (zero to maximum value)

You are free to add more coverpoints to enrich your verification to reach 100% functional coverage. Use a do file to compile the package, design and testbench then simulate and save the coverage. Finally generate the code and functional coverage report.

## 1. Code Design

```
module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
     input clk;
     input rst_n;
     input load_n;
     input up_down;
     input [WIDTH-1:0] data_load;
     output reg [WIDTH-1:0] count_out;
     output max_count;
     output zero;
     always @(posedge clk) begin
         if (!rst_n)
             count_out <= 0;</pre>
         else if (!load n)
              count_out <= data_load;</pre>
26
             if (up_down)
                  count_out <= count_out + 1;</pre>
                  count_out <= count_out - 1;</pre>
     assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
     assign zero = (count_out == 0)? 1:0;
     endmodule
```

# 2. Verification plan

	А	В	С	D	E
1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	COUNTER_1	When the reset is asserted, the output counter value should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.	-	A checker in the testbench to make sure the output is correct
3	COUNTER_2	When the load is asserted, the output count_out should take the value of the load_data input	Randomization under constraints on the load signal to be off 70% of the time	Cover all values of load data	A checker in the testbench to make sure the output is correct
4	COUNTER_3	When the load/reset is deasserted, the output count_out increment as long as the enable is active and up_down is high	Randomization for up_down, and randomization for enable to be 70% of the time	Cover all values of count_out, and transition bin from max to zero	A checker in the testbench to make sure the output is correct
5	COUNTER_4	When the load/reset is deasserted, the output count_out increment as long as the enable is active and up_down is low	Randomization for up_down, and randomization for enable to be 70% of the time	Cover all values of count_out, and transition bin from zero to max	A checker in the testbench to make sure the output is correct

#### 3. Counter Package

```
package pack_count;
         class cla count ;
           parameter WIDTH = 4;
           rand logic [WIDTH-1:0] data_load;
                                    ce;
                                    up_down;
           rand logic
                                    load n;
                                    rst_n;
           bit
                                    clk:
                         [WIDTH-1:0] count_out;
           parameter max value = {{WIDTH{1'b1}}} ;
           parameter zero = 0;
           constraint enable {ce dist {1:/70 , 0:/30 } ; }
16
           constraint load {load n dist {1:/30 , 0:/70 } ; }
           constraint rst {rst_n dist {1:/99 , 0:/1 } ; }
21
           covergroup covgr @(posedge clk);
             load_n_cp : coverpoint load_n {
              bins cove_asserted = {0};
              count_out_cp1 : coverpoint count_out iff (rst_n&&ce&&up_down) ;
              count_out_cp2 : coverpoint count_out iff(rst_n && ce && up_down)
                bins max_zero = (max_value => zero);
              count_out_cp3 : coverpoint count_out iff(rst_n && ce && !up_down) ;
              count_out_cp4 : coverpoint count_out iff(rst_n && ce && !up_down)
                bins zero_max = ( zero => max_value );
            endgroup
                  function new();
                    covgr = new();
                  endfunction
   48
                endclass
```

#### 4. Counter Testbench

```
import pack count::*;
                                                     initial begin
     module counter tb();
                                                      clk = 0;
                                                   forever
        parameter WIDTH = 4;
                                                   begin
        logic clk;
                                                   #20 clk = ~clk;
        logic rst n;
        logic load n
                                                   trans1.clk = clk;
        logic up down
        logic ce
11
        logic [WIDTH-1:0] data_load ;
12
        logic max count
                                                   end
                                            42
13
        logic zero ;
        logic [WIDTH-1:0] count out ;
                                                   initial begin
                                            44
15
                                                     rest ();
        integer i;
        integer correct_counter = 0;
17
                                                     for(i=0; i<1000000 ;i=i+1) begin
      integer error_counter = 0 ;
                                                       trans1.randomize();
                                            47
      logic [WIDTH:0] old count out ;
                                                      //trans1.print();
                                                      data load = trans1.data load ;
21
      counter #(.WIDTH(WIDTH)) dut (
               .clk(clk),
                                                      ce = trans1.ce ;
               .rst_n(rst_n),
                                                      up down = trans1.up down ;
               .load_n(load_n),
                                                      load n = trans1.load n ;
               .up down(up down),
               .ce(ce),
                                                      rst n = trans1.rst n;
               .data load(data load),
                                                      @(negedge clk );
                                            54
               .max count(max count),
                                                      if (!trans1.rst n)
               .zero(zero),
                                                          check result rst(0);
               .count out(count out)
                                                      else if (!trans1.load n)
          cla count trans1 = new ()
                                                          check result load(trans1.data load);
```

```
click_Tesult_load(trans1.data_load);

else if(trans1.ce)

begin

if (trans1.up_down)

check_result_ce(old_count_out+1);

else
check_result_ce(old_count_out-1);

end

else
begin

check_result_ce(old_count_out);

end

check_result_ce(old_count_out);

end

for trans1.count_out = count_out;

end

$display (" testbench 1 " );

$display ("error_counter = %0d " ,error_counter );

$display ("correct_counter = %0d " ,correct_counter );

$stop;

$stop;

end
```

```
task check result rst(input [WIDTH:0] expected result );
83
          if(expected result != count out )
85
                  $display (":error");
                  old_count_out = count_out ;
                  error_counter = error_counter +1;
          else
                  correct_counter = correct_counter + 1;
                  old count out = count out ;
      endtask
              task check result load(input [WIDTH:0] expected result );
          if(expected result != count out )
100
101
                  $display (":error");
103
                  old_count_out = count_out ;
                  error_counter = error_counter +1;
104
105
106
              else
107
108
109
                  correct_counter = correct_counter + 1;
                  old_count_out = count_out ;
111
112
      endtask
```

```
115
116
117
118
119
120
130
140
15 | if((expected_result_ce(input [WIDTH-1:0] expected_result );


15 | if((expected_result)!= count_out )


17 | begin
18 | sdisplay (":error");
18 | old_count_out = count_out;
19 | error_counter = error_counter + 1;
19 | sdisplay("data_load = 0h%0h , max_count = 0h%0h , zero = 0h%0h , count_out = 0h%0h " , data_load , max_count , zero , count_out );
12 | end
12 | else
12 | begin
13 | correct_counter = correct_counter + 1;
14 | old_count_out = count_out;
15 | end
16 | endtask
17 | end
18 | endmodule
19 | endmodule
10 | endmodule
11 | endmodule
12 | endmodule
13 | endmodule
14 | endmodule
15 | endmodule
16 | endmodule
17 | endmodule
18 | endmodule
18 | endmodule
19 | endmodule
10 | endmodule
10 | endmodule
11 | endmodule
12 | endmodule
13 | endmodule
14 | endmodule
15 | endmodule
16 | endmodule
17 | endmodule
18 | endmodule
18 | endmodule
19 | endmodule
10 | endmodule
11 | endmodule
12 | endmodule
13 | endmodule
14 | endmodule
15 | endmodule
16 | endmodule
17 | endmodule
18 | endmodule
18 | endmodule
19 | endmodule
19 | endmodule
10 | endmodule
11 | endmodule
12 | endmodule
13 | endmodule
14 | endmodule
15 | endmodule
16 | endmodule
17 | endmodule
18 | endmodule
18 | endmodule
19 | endmodule
19 | endmodule
19 | endmodule
10 | endmodule
11 | endmodule
11 | endmodule
12 | endmodule
13 | endmodule
14 | endmo
```

#### 5. Do File

vlib work
vlog counter.v counter\_tb.sv +cover -covercells
vsim -voptargs=+acc work.counter\_tb -cover
add wave \*
coverage save counter\_tb.ucdb -onexit
run -all

#### 6. Waveform





#### 7. Transcript

```
# error_counter = 0
# correct_counter = 1000
```

## 8. Code Coverage

```
=== File: counter.v
Statement Coverage:
   Enabled Coverage
                               Active
                                          Hits Misses % Covered
   Stmts
                                                       0 100.0
Statement Coverage for file counter.v --
                                                   // Author: Kareem Waseem
                                                   // Course: Digital Verification using SV & UVM
                                                   // Description: Counter Design
                                                   module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
                                                   parameter WIDTH = 4;
                                                   input clk;
   10
                                                   input rst_n;
   12
                                                   input load n;
                                                   input up_down;
                                                   input ce;
                                                   input [WIDTH-1:0] data_load;
   16
                                                   output reg [WIDTH-1:0] count_out;
                                                   output max_count;
                                                   output zero;
```

```
Branch Coverage:
        Enabled Coverage
                                    Active
                                               Hits
                                                       Misses % Covered
53
54
        Branches
                                                        0 100.0
                                   =Branch Details==
    Branch Coverage for file counter.v --
              -----IF Branch----
                                             1000 Count coming in to IF
                                                7
707
                                                       if (!rst_n)
else if (!load_n)
else if (ce)
                                                        All False Count
    Branch totals: 4 hits of 4 branches = 100.0%
                              -----IF Branch----
    26
26
                                               196 Count coming in to IF
                                                        if (up_down)
else
    Branch totals: 2 hits of 2 branches = 100.0%
                   -----IF Branch-----
                                               906 Count coming in to IF
5 assign max count = (co
     32
32
32
                                                        assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
                                                        assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
                                                 901
    Branch totals: 2 hits of 2 branches = 100.0%
                      -----IF Branch----
                                               906
11
895
                                                        Count coming in to IF
                                                        assign zero = (count_out == 0)? 1:0;
assign zero = (count_out == 0)? 1:0;
    Branch totals: 2 hits of 2 branches = 100.0%
```

	loggie Coverage:				
102	Enabled Coverage	Active Hits	Misses % Co	vered	
103					
104	Toggle Bins	46 46	0	100.0	
105					
		======loggle Detalls=====			
107					
	Toggle Coverage for File	counter.v			
109					
110	Line	Node	1H->0L	0L->1H	"Coverage"
111 112	10	clk	1	1	100.00
L12 L13	11	rst n	1	1	100.00
114	12	load n	1	1	100.00
115	13	up down	1	1	100.00
116	14	ce	1	1	100.00
117	15	data load[7]	1	1	100.00
118	15	data load[6]	1	_ 1	100.00
119	15	data load[5]		_ 1	100.00
120	15	data load[4]	1	1	100.00
121	15	data load[3]	1	1	100.00
122	15	data load[2]	1	1	100.00
123	15	data load[1]	1	1	100.00
124	15	data_load[0]	1	1	100.00
125	16	count_out[7]	1	1	100.00
126	16	count_out[6]	1	1	100.00
127	16	count_out[5]	1	1	100.00
128	16	count_out[4]	1	1	100.00
129	16	count_out[3]	1	1	100.00
130	16	count_out[2]	1	1	100.00
131	16	count_out[1]	1	1	100.00
132	16	count_out[0]	1	1	100.00
133	17	max_count	1	1	100.00
134	18	zero	1	1	100.00
135					

101 Toggle Coverage:


# 9. function Coverage

547	bin max_zero	3143	1	Covered	
548	Coverpoint count_out_cp3	100.0%	100	Covered	
549	covered/total bins:	16	16		
550	missing/total bins:	Ø	16		
551	% Hit:	100.0%	100		
552	bin auto[0]	24240	1	Covered	
553	bin auto[1]	21882	1	Covered	
554	bin auto[2]	21698	1	Covered	
555	bin auto[3]	21219	1	Covered	
556	bin auto[4]	21348	1	Covered	
557	bin auto[5]	21608	1	Covered	
558	bin auto[6]	21505	1	Covered	
559	bin auto[7]	21246	1	Covered	
560	bin auto[8]	21160	1	Covered	
561	bin auto[9]	21547	1	Covered	
562	bin auto[10]	21228	1	Covered	
563	bin auto[11]	21532	1	Covered	
564	bin auto[12]	21783	1	Covered	
565	bin auto[13]	21157	1	Covered	
566	bin auto[14]	21535	1	Covered	
567	bin auto[15]	21905	1	Covered	
568	Coverpoint count_out_cp4	100.0%	100	Covered	
569	covered/total bins:	1	1		
570	missing/total bins:	0	1		
571	% Hit:	100.0%	100		
572	hin zero_may	3330	1	Covered	
5 73					
5 4	TOTAL COVERGROUP COVERAGE: 100.0% CC	OVERGROUP TYPES: 1			
5'75					

# Question 2

# > ALSU

- 2) ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports
- Input ports A and B have various operations that can take place depending on the value of the opcode.
- Each input bit except for the clk and rst will be sampled at the rising edge before any
  processing so a D-FF is expected for each input bit at the design entry.
- The output of the ALSU is registered and is available at the rising edge of the clock.



#### 1. Code Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
parameter FULL_ADDER = "ON";
input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
input [2:0] opcode;
output reg [15:0] leds;
output reg signed [5:0] out; // second bug -> we must put it signed
reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
wire invalid_red_op, invalid_opcode, invalid;
//Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
assign invalid = invalid red op | invalid opcode;
always @(posedge clk or posedge rst) begin
     cin_reg <= 0;
     red_op_B_reg <= 0;</pre>
     red_op_A_reg <= 0;</pre>
     bypass_B_reg <= 0;</pre>
     bypass_A_reg <= 0;</pre>
     direction_reg <= 0;</pre>
     serial_in_reg <= 0;</pre>
     opcode_reg <= 0;</pre>
     A_reg <= 0;
     B_reg <= 0;
```

```
end else begin
           cin_reg <= cin;</pre>
36
37
           red_op_B_reg <= red_op_B;
38
           red_op_A_reg <= red_op_A;
           bypass B reg <= bypass B;
           bypass_A_reg <= bypass_A;
40
           direction reg <= direction;
41
42
           serial_in_reg <= serial_in;</pre>
43
           opcode_reg <= opcode;
44
           A_reg <= A;
45
           B reg <= B;
46
        end
47
      end
49
50
      always @(posedge clk or posedge rst) begin
        if(rst) begin
51
52
           leds <= 0;
        end else begin
            if (invalid)
               leds <= ~leds;</pre>
            else
56
               leds <= 0:
57
        end
      end
```

```
always @(posedge clk or posedge rst) begin
       if(rst) begin
         out <= 0;
       else begin
          if (bypass_A_reg && bypass_B_reg)
          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
         else if (bypass_A_reg)
           out <= A_reg;
         else if (bypass_B_reg)
           out <= B_reg;
           else if (invalid)
            out <= 0;
         else begin
             case (opcode reg) // third bug is to used the opcode reg not the opcode
                if (red_op_A_reg && red_op_B_reg)
                  out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR</pre>
                else if (red op A reg)
                  out <= |A_reg;
                else if (red_op_B_reg)
                 out <= |B_reg;
                  out <= A_reg | B_reg;
                if (red_op_A_reg && red_op_B_reg)
88
                out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
                else if (red_op_A_reg)
                 out <= ^A_reg;
                else if (red_op_B_reg)
                 out <= ^B_reg;
                  out <= A reg ^ B reg;
              3'h2:begin
                    if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                       out <= A_reg + B_reg + cin_reg ;
                       out <= A_reg + B_reg ;
              3'h3: out <= A_reg * B_reg;</pre>
                if (direction_reg)
                 out <= {out[4:0], serial_in_reg};</pre>
                  out <= {serial_in_reg, out[5:1]};</pre>
109 ___
                                   3'h5: begin
   111
                                       if (direction_reg)
                                          out <= {out[4:0], out[5]};
                                      else
   113
                                                 <= {out[0], out[5:1]};
   114
                                          out
   115
                                  end
   116
                             default : out <= 0 ;
   117
                               endcase
   118
                       end
   119
                   end
   120
               end
   121
   122
               endmodule
```

2. Verification plan

	А	Ů	C	U	L
1	Label	Description -	Stimulus Generation	Functional Coverage	Functionality Check
2	ALSU_1	When the reset is asserted, the output value should be low	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
3	ALSU_2	When the invalid is asserted, the output value should be low	Randomization	Cover all values of A	A checker in the testbench to make sure the output is correct
4	ALSU_3	When the bypass A is asserted, bypass B is asserted and INPUT_PRIORITY = "A" the output count_out should take the A	Randomization	Cover all values of B	A checker in the testbench to make sure the output is correct
5	ALSU_4	When the bypass_A is asserted and bypass_B is deasserted the output count_out should take the A		Cover all values of opcode, and transition bin from 0=>1=>2=>3=>4=>5	A checker in the testbench to make sure the output is correct
6	ALSU_5	When the bypass_B is asserted and bypass_A is deasserted the output count_out should take the A	Randomization	-	A checker in the testbench to make sure the output is correct
7	ALSU_6	Test all value of opcode and show the output in all case	Randomization	-	A checker in the testbench to make sure the output is correct
9					

## 3. ALSU Package

```
package pack_ALSU;

typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e;

typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e;

typedef enum {Or , XOr , Add , Mult , Shift ,Rotate} opcode_valid_e;

localparam MAXPOS = 3 ;

localparam MAXNEG = -4;

class cla_ALSU;

rand logic signed [2:0] A, B;

rand reg_e opcode;

rand logic signed [2:0] A, B;

rand logic signed enum (or , xor , add , mult , shift ,Rotate) opcode_valid_e;

class cla_ALSU;

rand logic signed [2:0] A, B;

rand reg_e opcode;

rand logic signed [2:0] A, B;

rand opcode_valid_e opcodes_array[6];

constraint inst ret_n {ret dist {0:/99 , 1:/1 }; }

constraint input_A {

    if ( (opcode == ADD ) || (opcode == MULT ) )

    {

        A dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };

    }

else if (((opcode == XOR ) || (opcode == OR )) && (red_op_A == 1) && (red_op_B == 0) )

    {

        B == 0;

        A dist { 3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b110:/5 , 3'b111:/5 };

}

a in inside { [MAXNEG : MAXPOS] };

}

A inside { [MAXNEG : MAXPOS] };

}
```

```
constraint input_B {
            if ( (opcode == ADD ) || (opcode == MULT ) )
             B dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 } ;
            else if (((opcode == XOR ) || (opcode == OR )) && (red_op_B == 1) && (red_op_A == 0) )
             A == 0;
B dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 };
             B inside { [MAXNEG : MAXPOS] };
           constraint input_opcode {opcode dist {[0:3]:/45 , [4:5]:/50 ,[6:7]:/1 }; }
          constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10
constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10
           constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90
constraint input_red_op_B {red_op_B dist {1:/10 , 0:/90
                  constraint c_fixed_array {
                   foreach(opcodes array[i])
                   foreach(opcodes_array[j])
                   if(i != j)
                   opcodes_array[i] != opcodes_array[j];
66
               covergroup cvr_gp @(posedge clk);
                     bins A_data_0 = {0};
                      bins A_data_max = {MAXPOS} ;
                      bins A_data_min = {MAXNEG} ;
                      bins A_data_default = default ;
                      bins A_data_walkingones[] = {1, 2, -4} iff (red_op_A && !red_op_B);
                     bins B_data_0 = \{0\};
                     bins B_data_max = {MAXPOS} ;
bins B_data_min = {MAXNEG} ;
                      bins B data default = default ;
                     bins B_data_walkingones[] = {1, 2, -4} iff (!red_op_A && red_op_B);
82
                 ALU cp : coverpoint opcode {
                    bins Bins_shift[] = {SHIFT , ROTATE} ;
                    bins Bins_arith[] = {ADD , MULT} ;
                    bins Bins_bitwise[] = {OR , XOR} ;
                    illegal_bins Bins_invalid = {INVALID_6 , INVALID_7};
                    bins Bins trans = (OR => XOR => ADD => MULT => SHIFT => Rotate);
            endgroup
            function new();
              cvr_gp = new();
            endfunction
97
98
                 endclass
```

#### 4. ALSU Testbench

```
import pack_ALSU::*;
      module ALSU_tb();
        parameter WIDTH = 3;
        parameter INPUT_PRIORITY = "A";
        parameter FULL ADDER =
        logic [2:0] opcode
        logic     clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [15:0] leds;
        logic signed [5:0] out;
14
        integer i , j;
integer correct_counter = 0;
        integer error_counter = 0
        logic [5:0] old_count_out ;
logic invalid ;
logic test ;
        opcode valid e opcodes array tb[6];
        ALSU #(.INPUT_PRIORITY(INPUT_PRIORITY) , .FULL_ADDER(FULL_ADDER) ) dut (.*);
        cla_ALSU trans1 = new();
          clk = 0;
        #20 clk = ~clk :
        initial begin
                                                                    trans1.constraint mode(0);
          cin
                      = 0;
                                                                    trans1.c fixed array.constraint mode(1);
          red_op_A
                     = 0;
          red op B
                                                                   rst
                                                                            = 0 ;
          bypass_A
                     = 0;
                                                                   red op A = 0;
          bypass B = 0;
                                                                   red op B = 0;
          direction = 0;
                                                                   bypass A = 0;
          serial_in = 0;
                                                                   bypass B = 0;
          Α
                      = 0;
          В
                      = 0;
                                                                    repeat(10000) begin
48
                      = 0;
          opcode
                                                                    assert(trans1.randomize());
          rest ();
          #10;
                                                                               = trans1.A
                                                                                               ;
          trans1.c_fixed_array.constraint_mode(0);
                                                                               = trans1.B
          repeat(10000) begin
                                                                      cin
                                                                               = trans1.cin
          assert(trans1.randomize());
                                                                      red_op_A = trans1.red_op_A ;
54
                                                                      red_op_B = trans1.red_op_B ;
             Α
                        = trans1.A
                                                                      bypass_A = trans1.bypass_A ;
             В
                        = trans1.B
                                                                      bypass_B = trans1.bypass_B ;
             cin
                        = trans1.cin
                                              :
                                                                      direction = trans1.direction ;
                        = trans1.red op A
             red_op_A
                                                                      serial_in = trans1.serial_in ;
             red_op_B = trans1.red_op_B ;
             bypass_A = trans1.bypass_A
                                                                      rst
                                                                               = trans1.rst
             bypass_B = trans1.bypass_B ;
                                                                      for(int j = 0; j < 6; j = j+1) begin
             direction = trans1.direction ;
                                                                        opcodes_array_tb[j] = trans1.opcodes_array[j];
             serial_in = trans1.serial_in ;
                                                                        opcode = opcodes_array_tb[j];
             opcode
                        = trans1.opcode
64
                                                                        #45 sample_data();
             rst
                        = trans1.rst
                                               ;
                                                                        end
                                                                        sample data();
             sample data ();
                                                                        golden_model();
             golden model ();
```

```
102
                                                                        opcode = trans1.opcode ;
                  rst
                                = 0:
                                                                        #20
                  red op A = 0;
                                                                        trans1.cvr gp.sample();
                  red op B = 0;
                                                                        #20
                  bypass A = 0;
106
                                                                        trans1.opcode = ROTATE ;
                  bypass B = 0;
                                                                        opcode = trans1.opcode ;
108
                                                                        #20
                  trans1.cvr gp.start();
                                                                        trans1.cvr gp.sample();
                  trans1.opcode = OR;
110
                                                                        #40
                  opcode = trans1.opcode;
111
                                                                       $display ("error counter = %0d " ,error counter );
112
                  #20
                                                                       $display ("correct counter = %0d " ,correct counter );
                  trans1.cvr_gp.sample();
113
                                                                       #100;
114
                  #20
115
                  trans1.opcode = XOR
116
                  opcode
                              = trans1.opcode
                                                                     $stop;
117
                  #20
118
                  trans1.cvr gp.sample();
                                                               146
119
                  #20
                                                                     task check result (input logic signed [5:0] expected result out , input [15:0] expected result leds );
120
                  trans1.opcode = ADD
                                                                      @(negedge clk );
121
                  opcode
                                = trans1.opcode
                                                                      @(negedge clk );
                  #20
122
                                                                      if( (expected result out != out) && (expected result leds != leds)
123
                  trans1.cvr gp.sample();
                  #20
124
                                                                           $display (":error");
125
                  trans1.opcode = MULT
                                                                           old count out = out;
                  opcode
                                = trans1.opcode
126
                                                          ;
127
                  #20
                                                                           error counter = error counter +1;
                  trans1.cvr_gp.sample();
128
                                                                           test = 1 :
129
                  #20
                  trans1.opcode = SHIFT
130
```


```
158
           else
159
               begin
                   correct_counter = correct_counter + 1
                   old_count_out = out ;
161
                   test = 0;
162
               end
164
      endtask
        task sample_data ();
165
             if(rst || bypass_A || bypass_B)
166
             begin
               trans1.cvr_gp.stop();
168
170
             else
172
               trans1.cvr_gp.start();
               trans1.cvr_gp.sample();
             end
176
         endtask
```

```
task golden_model ();
          invalid = (((red_op_A | red_op_B) & (opcode[1] | opcode[2])) | (opcode[1] & opcode[2]))
          if (rst)
          check_result(0,0);
else if(bypass_A && bypass_B)
            if (INPUT_PRIORITY == "A")
            check_result(A,0);
              check_result(B,0);
          else if (bypass_A)
189
          check_result(A,0);
          else if (bypass_B)
          check_result(B,0);
          else if (invalid)
          check_result(0, hfffff);
          else begin
case (opcode)
               3'h0: begin
                 if (red_op_A && red_op_B)
                 begin
  if (INPUT PRIORITY == "A")
                    check_result(|A,0);
                      check_result(|B,0);
                                                               3'h4: begin
           3'h1: begin
                                                                 if (direction)
           if (red op A && red op B)
                                                                 check result({old count out[4:0], serial in},0);
           begin
             if (INPUT PRIORITY == "A")
                                                                 check result({serial in, old count out[5:1]},0);
             check result(^A,0);
                                                               end
                                                               3'h5: begin
               check result(^B,0);
                                                                 if (direction)
           end
                                                                 check result({old count out[4:0], old count out[5]},0);
           else if (red op A)
           check result(^A,0);
                                                                 check result({old count out[0], old count out[5:1]},0);
           else if (red op B)
           check result(^B,0);
                                                             endcase
           check result(A^B,0);
                                                   248
                                                         endtask
          end
                                                           task rest ();
          3'h2: begin
                                                             rst = 1;
           if(FULL ADDER == "ON")
                                                             #20
               check_result(A+B+cin,0);
                                                             rst = 0;
           else
                                                         endtask
               check result(A+B,0);
            end
                                                         endmodule
          3'h3: check result(A*B,0);
```

#### 5. Do File

```
1 vlib work
2 vlog ALSU.v ALSU_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.ALSU_tb -cover
4 add wave *
5 coverage save ALSU_tb.ucdb -onexit
6 run -all
```

#### 6. Waveform



## 7. Transcript


```
#
# error_counter = 0
# correct_counter = 1000000
```

```
Time: 3983980 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2467.
    Time: 3986300 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2468.
    Time: 3986340 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2469.
    Time: 3986380 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2470.
    Time: 3986420 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2471.
    Time: 3986460 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2472.
    Time: 3986500 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_6. The bin counter for the illegal bin '\/pack_ALSU::cla_ALSU::cvr_gp .ALU_cp.Bins_invalid' is 2473.
    Time: 3986540 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2474.
    Time: 3986580 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2475.
    Time: 3989180 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2476.
    Time: 3989220 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2477.
    Time: 3989260 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2478.
    Time: 3989300 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2479.
    Time: 3989340 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2480.
    Time: 3989380 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID 6. The bin counter for the illegal bin '\/pack ALSU::cla ALSU::cvr gp .ALU cp.Bins invalid' is 2481.
    Time: 3989420 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
# ** Error: (vsim-8565) Illegal state bin was hit at value=INVALID_7. The bin counter for the illegal bin '\/pack_ALSU::cla_ALSU::cvr_gp .ALU_cp.Bins_invalid' is 2482.
    Time: 3990100 ns Iteration: 0 Region: /pack ALSU::cla ALSU::#cvr gp#
```

⇒ All This Errors Resulting from Hitting the Illegal Bins.

#### 8. Code Coverage

```
=== File: ALSU.v
    Statement Coverage:
       Enabled Coverage
                                Active
                                                 Misses % Covered
       Stmts
                                   49
                                            49
                                                     a
                                                          100.0
LØ
                    Statement Coverage for file ALSU.v --
                                                  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, by
                                                  parameter INPUT_PRIORITY = "A";
                                                  parameter FULL_ADDER = "ON";
                                                  input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, dir
       4
                                                  input [2:0] opcode;
                                                  input signed [2:0] A, B;
                                                  output reg [15:0] leds;
                                                  output reg signed [5:0] out;
                                                  reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_
       10
                                                  reg [2:0] opcode_reg, A_reg, B_reg;
                                                  wire invalid_red_op, invalid_opcode, invalid;
       14
                                                  //Invalid handling
                                                  assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
                                        896366
       16
                                        856664
                                                  assign invalid = invalid_red_op | invalid_opcode;
       18
                                         494649
       19
                                                  //Registering input signals
       20
                                        1997369
                                                  always @(posedge clk or posedge rst) begin
       Branch Coverage:
           Enabled Coverage
                                        Active
                                                    Hits
                                                            Misses % Covered
           Branches
                                            30
                                                      30
                                                               0 100.0
          Branch Coverage for file ALSU.v --
                                 -----IF Branch-----
                                                             Count coming in to IF
           22
                                                 1997369
           22
                                                   19911
                                                              if(rst) begin
                                                 1977458
                                                               end else begin
       Branch totals: 2 hits of 2 branches = 100.0%
150
                    -----IF Branch-----
           49
                                                 2009908
                                                             Count coming in to IF
           49
                                                   29921
                                                              if(rst) begin
           52
                                                 1513995
                                                                   if (invalid)
                                                  465992
                                                                    else
       Branch totals: 3 hits of 3 branches = 100.0%
```



# 9. function Coverage

% Hit:	100.0%	100	
Coverpoint A_cp	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
bin A_data_0	1408	1	Covered
bin A_data_max	1371	1	Covered
bin A_data_min	1290	1	Covered
bin A_data_walkingones[-4]	337	1	Covered
bin A_data_walkingones[1]	261	1	Covered
bin A_data_walkingones[2]	334	1	Covered
default bin A_data_default	3780		Occurred
Coverpoint B_cp	100.0%	100	Covered
covered/total bins:	6	6	
missing/total bins:	0	6	
% Hit:	100.0%	100	
bin B_data_0	1457	1	Covered
bin B_data_max	1373	1	Covered
bin B_data_min	1368	1	Covered
bin B_data_walkingones[-4]	364	1	Covered
<pre>bin B_data_walkingones[1]</pre>	368	1	Covered
bin B_data_walkingones[2]	320	1	Covered
default bin B_data_default	3797		Occurred
Coverpoint ALU_cp	100.0%	100	Covered
covered/total bins:	7	7	
missing/total bins:	0	7	
% Hit:	100.0%	100	
illegal_bin Bins_invalid	2482		Occurred
bin Bins_shift[SHIFT]	1291	1	Covered
bin Bins_shift[ROTATE]	1352	1	Covered
bin Bins_arith[ADD]	1444	1	Covered
bin Bins_arith[MULT]	1197	1	Covered
bin Bins_bitwise[OR]	1326	1	Covered
bin Bins_bitwise[XOR]	1367	1	Covered
bin Bins trans	1	1	Covered

# Question3

# > memory

The design to be tested is a synchronous single-port 8-bit x64K (512kBit) RAM. The RAM will read on the positive edge of the clock when input read =1 and write on the positive edge of the clock when input write = 1. Write enable signal has a higher priority than the read enable signal and both write and read data from the RAM is not allowed at the same time. Even parity will be calculated on data written to the RAM and placed in the 9th bit of the memory. The partially completed memory model is below (add the memory declaration)

### 1. Code Design

```
module my_mem(
input clk,
input write,
input read,
input [7:0] data_in,
input [15:0] address,
output reg [8:0] data_out

// Declare a 9-bit associative array using the logic data type & the key of int datatype
logic [8:0] mem_array [int];

always @(posedge clk) begin
if (write)
mem_array[address] = {~^data_in, data_in};
else if (read)
data_out = mem_array[address];
end
endmodule
```

# 2. Verification plan

1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	mem_1	When the write is asserted and the read is deasserted , store the data in the memory by 100 iterations	Randomization data input and the address	-	A checker in the testbench to make sure the output is correct
3	mem_1	When the write is deasserted and the read is asserted , the output take this value in the address	Randomization	-	A checker in the testbench to make sure the output is correct


#### 3. memory Testbench

```
module my_mem_tb();
                                                       initial begin
                                                         write = 0;
     parameter TEST = 100 ;
                                                         read = 0;
     parameter CLK period = 40 ;
                                                         data in = 0;
                                                         address = 0;
     logic [15:0] address array [];
                                                         address array = new[TEST];
     logic [7:0] data_to_write_array [];
                                                         data to write array = new[TEST] ;
     logic [8:0] data_read_expect_assoc [int];
                                               42
     logic [8:0] data_read_queue [$];
                                                       #(CLK period);
      logic clk;
                                                       stimulus gen();
      logic write;
                                                       golden_model();
      logic read;
      logic [7:0] data in ;
                                                         write = 1;
       logic [15:0] address;
       logic [8:0] data out ;
                                                         write to mem();
      integer i , j;
                                                         @(negedge clk)
       integer correct_counter = 0;
                                                         write = 0;
     integer error counter = 0;
                                                         read = 1;
                                                         address_array.reverse();
     my mem dut (.*);
24
                                                         for (i = 0; i < TEST; i = i + 1)
        initial begin
          clk = 0;
                                                           address = address_array[i];
       forever
                                                           check_result(address) ;
      #20 clk = \sim clk;
                                                           data_read_queue.insert(i,data_out);
                                                           @(negedge clk);
                                                         end
```

```
print_queue();
                          = 0 ;
                 read
                 @(negedge clk);
   70
                    $display (" testbench 1 " );
$display ("error_counter = %0d " ,error_counter );
$display ("correct_counter = %0d " ,correct_counter );
   71
                 $stop ;
   77
              end
              task write_to_mem();
                 for ( i = 0; i < TEST; i = i+1) begin data_in = data_to_write_array[i];
                    address = address_array[i];
@(negedge clk);
   83
   84
              endtask
                 task stimulus_gen();
| for (i = 0 ; i < TEST ; i = i + 1 )
                       address_array[i] = $random;
                       data_to_write_array[i] = $random;
                       end
         task golden model();
              data_read_expect_assoc[address_array[i]] = {~^data_to_write_array[i], data_to_write_array[i]};
         task check_result(input [15:0] address_result );
          @(negedge clk);
           if(data_read_expect_assoc.exists(address_result) )
           if(data_read_expect_assoc[address_result]!= data_out )
              begin
                  $display (":error");
                  error counter = error counter +1;
              end
              begin
113
                 correct_counter = correct_counter + 1;
 117
 118
              task print_queue();
 119
                 j = 0;
 120
                while (data_read_queue.size() > 0) begin
                   $display("Data read[%0d]: %0h", j, data_read_queue.pop_front());
 121
                   j=j+1;
 122
 123
 124
              endtask
 125
 126
         endmodule
 127
```

#### 4. Do File

#### 5. Waveform



#### 6. Transcript

```
read[87]:
                1c5
     read[88]:
               ce
     read[89]:
               8£
               177
     read[90]:
     read[91]:
               laa
     read[92]:
               1c6
     read[93]:
               8c
     read[94]:
    read[95]:
    read[96]:
               112
  ta read[97]:
               18d
    read[98]: 163
    read[99]: x
 testbench 1
error_counter = 0
correct counter =
```

#### 7. Code Coverage

```
=== File: my_mem.sv
     Statement Coverage:
        Enabled Coverage
                                                 Misses % Covered
        Stmts
                                                          100.0
                                 Statement Details-
     Statement Coverage for file my_mem.sv --
                                                  module my_mem(
   input clk,
                                                      input write,
                                                     input read,
input [7:0] data_in,
input [15:0] address,
output reg [8:0] data_out
        8
        10
                                                      // Declare a 9-bit associative array using
                                                      logic [8:0] mem_array [int];
        14
                                           302
                                                      always @(posedge clk) begin
                                                      if (write)
                                                      mem_array[address] = {~^data_in, data_in};
        16
                                           100
                                                     else if (read)
data_out = mem_array[address];
                                           200
        18
        19
                                                      end
                                                      endmodule
        20
36
     Branch Coverage:
         Enabled Coverage
                                       Active
                                                    Hits
                                                            Misses % Covered
          Branches
                                                                        100.0
                                                                  0
40
      42
     Branch Coverage for file my_mem.sv --
44
                             -----IF Branch-----
                                                             Count coming in to IF
         15
                                                     302
          15
                                                     100
                                                                  if (write)
                           1
                                                                  else if (read)
                           1
                                                     200
          17
                                                     2
                                                              All False Count
     Branch totals: 3 hits of 3 branches = 100.0%
     Condition Coverage:
        Enabled Coverage
                                       Active Covered
                                                              Misses % Covered
                                                                  0 100.0
56
          FEC Condition Terms
                                             0
                                                         0
     Expression Coverage:
         Enabled Coverage
                                        Active
                                                  Covered
                                                              Misses % Covered
          FEC Expression Terms
                                                                   0
                                            0
                                                       0
                                                                         100.0
     FSM Coverage:
                                                              Misses % Covered
          Enabled Coverage
                                        Active
                                                     Hits
          FSMs
                                                                          100.0
64
             States
Transitions
                                              0
                                                         0
                                                                   0
                                                                          100.0
                                                                   0 100.0
                                            0
                                                        0
      Toggle Coverage:
                                                              Misses % Covered
         Enabled Coverage
                                        Active
                                                     Hits
          Toggle Bins
                                             72
                                                        72
                                                                   0
                                                                          100.0
```