

# SV Randomization & Functional Coverage

## Assignment3

By: Mohamed Sayed Mohamed Soliman

# Question 1

## ➤ Counter

Note: Add the functional coverage in the functional coverage column of your verification plan.

Functional Coverage – to be sampled with the positive edge of the clock

1. Coverpoint for load data when load is asserted
2. Coverpoint for count out if the reset is deasserted, enable is active and up\_down is high
  - a. Autogenerate bins for all values
3. Coverpoint for count out if the reset is deasserted, enable is active and up\_down is high
  - a) Transition bin to check when overflow occurs (maximum value to zero)
4. Coverpoint for count out if the reset is deasserted, enable is active and up\_down is low
  - a. Autogenerate bins for all values
5. Coverpoint for count out if the reset is deasserted, enable is active and up\_down is low
  - a. Transition bin to check when underflow occurs (zero to maximum value)

You are free to add more coverpoints to enrich your verification to reach 100% functional coverage. Use a do file to compile the package, design and testbench then simulate and save the coverage. Finally generate the code and functional coverage report.

## 1. Code Design

```

8  module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
9  parameter WIDTH = 4;
10 input clk;
11 input rst_n;
12 input load_n;
13 input up_down;
14 input ce;
15 input [WIDTH-1:0] data_load;
16 output reg [WIDTH-1:0] count_out;
17 output max_count;
18 output zero;
19
20 always @(posedge clk) begin
21     if (!rst_n)
22         count_out <= 0;
23     else if (!load_n)
24         count_out <= data_load;
25     else if (ce)
26         if (up_down)
27             count_out <= count_out + 1;
28         else
29             count_out <= count_out - 1;
30 end
31
32 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
33 assign zero = (count_out == 0)? 1:0;
34
35 endmodule

```

## 2. Verification plan

	A	B	C	D	E
1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
2	COUNTER_1	When the reset is asserted, the output counter value should be low	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.	-	A checker in the testbench to make sure the output is correct
3	COUNTER_2	When the load is asserted, the output count_out should take the value of the load_data input	Randomization under constraints on the load signal to be off 70% of the time	Cover all values of load data	A checker in the testbench to make sure the output is correct
4	COUNTER_3	When the load/reset is deasserted, the output count_out increment as long as the enable is active and up_down is high	Randomization for up_down, and randomization for enable to be 70% of the time	Cover all values of count_out, and transition bin from max to zero	A checker in the testbench to make sure the output is correct
5	COUNTER_4	When the load/reset is deasserted, the output count_out increment as long as the enable is active and up_down is low	Randomization for up_down, and randomization for enable to be 70% of the time	Cover all values of count_out, and transition bin from zero to max	A checker in the testbench to make sure the output is correct

### 3. Counter Package

```
1  package pack_count;
2
3      class cla_count ;
4          parameter WIDTH = 4;
5          rand logic [WIDTH-1:0] data_load ;
6          rand logic          ce ;
7          rand logic          up_down ;
8          rand logic          load_n ;
9          rand logic          rst_n ;
10         bit          clk ;
11         logic        [WIDTH-1:0] count_out ;
12
13         parameter max_value = {{WIDTH{1'b1}}} ;
14         parameter zero = 0 ;
15
16         constraint enable {ce dist {1:/70 , 0:/30 } ; }
17         constraint load {load_n dist {1:/30 , 0:/70 } ; }
18         constraint rst {rst_n dist {1:/99 , 0:/1 } ; }
19
20
21
22         covergroup covgr @(posedge clk) ;
23
24             load_n_cp : coverpoint load_n {
25                 bins cove_asserted = {0} ;
26             }
27
28             count_out_cp1 : coverpoint count_out iff (rst_n&&ce&&up_down) ;
29
30             count_out_cp2 : coverpoint count_out iff(rst_n && ce && up_down)
31             {
32                 bins max_zero = (max_value => zero) ;
33             }
34
35             count_out_cp3 : coverpoint count_out iff(rst_n && ce && !up_down) ;
36
37             count_out_cp4 : coverpoint count_out iff(rst_n && ce && !up_down)
38             {
39                 bins zero_max = ( zero => max_value ) ;
40             }
41
42         endgroup
43
44
45         function new() ;
46             covgr = new();
47         endfunction
48
49
50     endclass
51
52 endpackage
53
```

#### 4. Counter Testbench

```

1  import pack_count::*;
2
3  module counter_tb();
4
5      parameter WIDTH = 4;
6      logic clk ;
7      logic rst_n ;
8      logic load_n ;
9      logic up_down ;
10     logic ce ;
11     logic [WIDTH-1:0] data_load ;
12     logic max_count ;
13     logic zero ;
14     logic [WIDTH-1:0] count_out ;
15
16     integer i ;
17     integer correct_counter = 0 ;
18     integer error_counter = 0 ;
19     logic [WIDTH:0] old_count_out ;
20
21     counter #(.WIDTH(WIDTH)) dut (
22         .clk(clk),
23         .rst_n(rst_n),
24         .load_n(load_n),
25         .up_down(up_down),
26         .ce(ce),
27         .data_load(data_load),
28         .max_count(max_count),
29         .zero(zero),
30         .count_out(count_out)
31     );
32     cla_count trans1 = new () ;
33
34     initial begin
35         clk = 0 ;
36         forever
37         begin
38             #20 clk = ~clk ;
39             trans1.clk = clk ;
40         end
41     end
42
43     initial begin
44         rest ();
45         for(i=0; i<1000000 ;i=i+1) begin
46             trans1.randomize();
47             //trans1.print() ;
48             data_load = trans1.data_load ;
49             ce = trans1.ce ;
50             up_down = trans1.up_down ;
51             load_n = trans1.load_n ;
52             rst_n = trans1.rst_n ;
53             @(negedge clk) ;
54             if (!trans1.rst_n)
55                 check_result_rst(0);
56             else if (!trans1.load_n)
57                 check result load(trans1.data load);
58
59             check_result_load(trans1.data_load);
60         else if(trans1.ce)
61         begin
62             if (trans1.up_down)
63                 check_result_ce(old_count_out+1);
64             else
65                 check_result_ce(old_count_out-1);
66         end
67         else
68         begin
69             check_result_ce(old_count_out);
70         end
71         trans1.count_out = count_out ;
72     end
73
74     $display (" testbench 1 " );
75     $display ("error_counter = %0d " ,error_counter );
76     $display ("correct_counter = %0d " ,correct_counter );
77
78     $stop ;
79 end
80

```

```

82     task check_result_rst(input [WIDTH:0] expected_result );
83
84     if(expected_result != count_out )
85     begin
86         $display (":error");
87         old_count_out = count_out ;
88         error_counter = error_counter +1 ;
89     end
90
91     else
92     begin
93         correct_counter = correct_counter + 1 ;
94         old_count_out = count_out ;
95     end
96 endtask
97
98     task check_result_load(input [WIDTH:0] expected_result );
99
100    if(expected_result != count_out )
101    begin
102        $display (":error");
103        old_count_out = count_out ;
104        error_counter = error_counter +1 ;
105    end
106
107    else
108    begin
109        correct_counter = correct_counter + 1 ;
110        old_count_out = count_out ;
111    end
112 endtask

```

```

114
115     task check_result_ce(input [WIDTH-1:0] expected_result );
116
117     if((expected_result)!= count_out )
118     begin
119         $display (":error");
120         old_count_out = count_out ;
121         error_counter = error_counter +1 ;
122         $display("data_load = 0h%0h , max_count = 0h%0h , zero = 0h%0h , count_out = 0h%0h " , data_load , max_count , zero , count_out ) ;
123     end
124     else
125     begin
126         correct_counter = correct_counter + 1 ;
127         old_count_out = count_out ;
128     end
129 endtask
130
131 task rest ();
132     rst_n = 1 ;
133     #20
134     rst_n = 0 ;
135
136 endtask
137
138 endmodule
139

```



## 5. Do File

```

1  vlib work
2  vlog counter.v counter_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.counter_tb -cover
4  add wave *
5  coverage save counter_tb.ucdb -onexit
6  run -all
7

```

## 6. Waveform



## 7. Transcript

```

# error_counter = 0
# correct_counter = 1000

```

## 8. Code Coverage

```
3 =====
4 == File: counter.v
5 =====
6 Statement Coverage:
7   Enabled Coverage      Active   Hits   Misses % Covered
8   -----
9   Stmts                7        7      0    100.0
10
11 Statement Details
12
13 Statement Coverage for file counter.v --
14
15 1 ///////////////////////////////////////////////////////////////////
16 2 // Author: Kareem Waseem
17 3 // Course: Digital Verification using SV & UVM
18 4 //
19 5 // Description: Counter Design
20 6 //
21 7 ///////////////////////////////////////////////////////////////////
22 8 module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
23 9 parameter WIDTH = 4;
24 10 input clk;
25 11 input rst_n;
26 12 input load_n;
27 13 input up_down;
28 14 input ce;
29 15 input [WIDTH-1:0] data_load;
30 16 output reg [WIDTH-1:0] count_out;
31 17 output max_count;
32 18 output zero;
33 19
```



```

51 Branch Coverage:
52   Enabled Coverage      Active      Hits      Misses % Covered
53   -----
54   Branches              10        10         0    100.0
55
56 =====Branch Details=====
57
58 Branch Coverage for file counter.v --
59
60 -----IF Branch-----
61   21                      1000      Count coming in to IF
62   21          1           7          if (!rst_n)
63   23          1          707        else if (!load_n)
64   25          1          196        else if (ce)
65                                     90      All False Count
66 Branch totals: 4 hits of 4 branches = 100.0%
67
68 -----IF Branch-----
69   26                      196      Count coming in to IF
70   26          1          116        if (up_down)
71   28          1           80        else
72 Branch totals: 2 hits of 2 branches = 100.0%
73
74 -----IF Branch-----
75   32                      906      Count coming in to IF
76   32          1           5      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
77   32          2          901      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
78 Branch totals: 2 hits of 2 branches = 100.0%
79
80 -----IF Branch-----
81   33                      906      Count coming in to IF
82   33          1           11      assign zero = (count_out == 0)? 1:0;
83   33          2          895      assign zero = (count_out == 0)? 1:0;
84 Branch totals: 2 hits of 2 branches = 100.0%
85

```

```

101 Toggle Coverage:
102   Enabled Coverage      Active      Hits      Misses % Covered
103   -----
104   Toggle Bins           46        46         0    100.0
105
106 =====Toggle Details=====
107
108 Toggle Coverage for File counter.v --
109
110   Line      Node      1H->0L      0L->1H      "Coverage"
111   -----
112   10      clk      1          1          100.00
113   11      rst_n     1          1          100.00
114   12      load_n     1          1          100.00
115   13      up_down    1          1          100.00
116   14      ce        1          1          100.00
117   15      data_load[7] 1          1          100.00
118   15      data_load[6] 1          1          100.00
119   15      data_load[5] 1          1          100.00
120   15      data_load[4] 1          1          100.00
121   15      data_load[3] 1          1          100.00
122   15      data_load[2] 1          1          100.00
123   15      data_load[1] 1          1          100.00
124   15      data_load[0] 1          1          100.00
125   16      count_out[7] 1          1          100.00
126   16      count_out[6] 1          1          100.00
127   16      count_out[5] 1          1          100.00
128   16      count_out[4] 1          1          100.00
129   16      count_out[3] 1          1          100.00
130   16      count_out[2] 1          1          100.00
131   16      count_out[1] 1          1          100.00
132   16      count_out[0] 1          1          100.00
133   17      max_count    1          1          100.00
134   18      zero        1          1          100.00
135

```


## 9. function Coverage

```
547      bin max_zero          3143      1  Covered
548  Coverpoint count_out_cp3  100.0%    100  Covered
549      covered/total bins:      16      16
550      missing/total bins:       0      16
551      % Hit:                    100.0%   100
552      bin auto[0]             24240     1  Covered
553      bin auto[1]             21882     1  Covered
554      bin auto[2]             21698     1  Covered
555      bin auto[3]             21219     1  Covered
556      bin auto[4]             21348     1  Covered
557      bin auto[5]             21608     1  Covered
558      bin auto[6]             21505     1  Covered
559      bin auto[7]             21246     1  Covered
560      bin auto[8]             21160     1  Covered
561      bin auto[9]             21547     1  Covered
562      bin auto[10]            21228     1  Covered
563      bin auto[11]            21532     1  Covered
564      bin auto[12]            21783     1  Covered
565      bin auto[13]            21157     1  Covered
566      bin auto[14]            21535     1  Covered
567      bin auto[15]            21905     1  Covered
568  Coverpoint count_out_cp4  100.0%    100  Covered
569      covered/total bins:       1       1
570      missing/total bins:       0       1
571      % Hit:                    100.0%   100
572      bin zero_max            2320      1  Covered
573
574  TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1
575
```

## Question 2

### ➤ ALSU

- 2) ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports
- Input ports A and B have various operations that can take place depending on the value of the opcode.
  - Each input bit except for the clk and rst will be sampled at the rising edge before any processing so a D-FF is expected for each input bit at the design entry.
  - The output of the ALSU is registered and is available at the rising edge of the clock.



## 1. Code Design

```
3  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
4  parameter INPUT_PRIORITY = "A";
5  parameter FULL_ADDER = "ON";
6  input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
7  input [2:0] opcode;
8  input signed [2:0] A, B;    // first bug [ ]> we must put it signed
9  output reg [15:0] leds;
10 output reg signed [5:0] out; // second bug [ ]> we must put it signed
11
12 reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
13 reg [2:0] opcode_reg;
14 reg signed [2:0] A_reg, B_reg;
15 wire invalid_red_op, invalid_opcode, invalid;
16
17 //Invalid handling
18 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
19 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
20 assign invalid = invalid_red_op | invalid_opcode;
21
22 //Registering input signals
23 always @(posedge clk or posedge rst) begin
24     if(rst) begin
25         cin_reg <= 0;
26         red_op_B_reg <= 0;
27         red_op_A_reg <= 0;
28         bypass_B_reg <= 0;
29         bypass_A_reg <= 0;
30         direction_reg <= 0;
31         serial_in_reg <= 0;
32         opcode_reg <= 0;
33         A_reg <= 0;
34         B_reg <= 0;
35     end else begin
36         cin_reg <= cin;
37         red_op_B_reg <= red_op_B;
38         red_op_A_reg <= red_op_A;
39         bypass_B_reg <= bypass_B;
40         bypass_A_reg <= bypass_A;
41         direction_reg <= direction;
42         serial_in_reg <= serial_in;
43         opcode_reg <= opcode;
44         A_reg <= A;
45         B_reg <= B;
46     end
47 end
48
49 //leds output blinking
50 always @(posedge clk or posedge rst) begin
51     if(rst) begin
52         leds <= 0;
53     end else begin
54         if (invalid)
55             leds <= ~leds;
56         else
57             leds <= 0;
58     end
59 end
60
```

```

61 //ALU output processing
62 always @(posedge clk or posedge rst) begin
63     if(rst) begin
64         out <= 0;
65     end
66     else begin
67         if (bypass_A_reg && bypass_B_reg)
68             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69         else if (bypass_A_reg)
70             out <= A_reg;
71         else if (bypass_B_reg)
72             out <= B_reg;
73         else if (invalid)
74             out <= 0;
75     else begin
76         case (opcode_reg) // third bug is to used the opcode_reg not the opcode
77             3'h0: begin
78                 if (red_op_A_reg && red_op_B_reg)
79                     out <= (INPUT_PRIORITY == "A")? A_reg: B_reg; // third bug is to replace AND with OR
80                 else if (red_op_A_reg)
81                     out <= A_reg;
82                 else if (red_op_B_reg)
83                     out <= B_reg;
84                 else
85                     out <= A_reg | B_reg;
86             end
87             3'h1: begin
88                 if (red_op_A_reg && red_op_B_reg)
89                     out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
90                 else if (red_op_A_reg)
91                     out <= ^A_reg;
92                 else if (red_op_B_reg)
93                     out <= ^B_reg;
94                 else
95                     out <= A_reg ^ B_reg;
96             end
97             3'h2: begin
98                 if (FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
99                     out <= A_reg + B_reg + cin_reg ;
100                 else
101                     out <= A_reg + B_reg ;
102                 end
103             3'h3: out <= A_reg * B_reg;
104             3'h4: begin
105                 if (direction_reg)
106                     out <= {out[4:0], serial_in_reg};
107                 else
108                     out <= {serial_in_reg, out[5:1]};
109             end
110             3'h5: begin
111                 if (direction_reg)
112                     out <= {out[4:0], out[5]};
113                 else
114                     out <= {out[0], out[5:1]};
115                 end
116             default : out <= 0 ;
117         endcase
118     end
119 end
120 end
121
122 endmodule

```

## 2. Verification plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
ALSU_1	When the reset is asserted, the output value should be low	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
ALSU_2	When the invalid is asserted, the output value should be low	Randomization	Cover all values of A	A checker in the testbench to make sure the output is correct
ALSU_3	When the bypass_A is asserted, bypass_B is asserted and INPUT_PRIORITY = "A" the output count_out should take the A	Randomization	Cover all values of B	A checker in the testbench to make sure the output is correct
ALSU_4	When the bypass_A is asserted and bypass_B is deasserted the output count_out should take the A	Randomization	Cover all values of opcode, and transition bin from 0=>1=>2=>3=>4=>5	A checker in the testbench to make sure the output is correct
ALSU_5	When the bypass_B is asserted and bypass_A is deasserted the output count_out should take the A	Randomization	-	A checker in the testbench to make sure the output is correct
ALSU_6	Test all value of opcode and show the output in all case	Randomization	-	A checker in the testbench to make sure the output is correct

## 3. ALSU Package

```

1 package pack_ALSU;
2 typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
3 typedef enum {Or , Xor , Add , Mult , Shift , Rotate} opcode_valid_e ;
4 localparam MAXPOS = 3 ;
5 localparam MAXNEG = -4 ;
6 localparam zero = 0 ;
7
8 class cla_ALSU ;
9     rand logic signed [2:0] A, B ;
10    rand reg_e opcode ;
11    rand logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
12    bit clk ;
13    rand opcode_valid_e opcodes_array[6];
14
15    constraint rst_n {rst dist {0:/99 , 1:/1 } ; }
16
17    constraint input_A {
18        if ( (opcode == ADD ) || (opcode == MULT ) )
19        {
20            A dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 } ;
21        }
22        else if ( ((opcode == XOR ) || (opcode == OR )) && (red_op_A == 1) && (red_op_B == 0) )
23        {
24            B == 0 ;
25            A dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 } ;
26        }
27        else
28        {
29            A inside { [MAXNEG : MAXPOS] } ;
30        }
31    }
32

```

```

32
33 constraint input_B {
34     if ( (opcode == ADD ) || (opcode == MULT ) )
35     {
36         B dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 } ;
37     }
38     else if ( ((opcode == XOR ) || (opcode == OR )) && (red_op_B == 1) && (red_op_A == 0) )
39     {
40         A == 0 ;
41         B dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 } ;
42     }
43     else
44     {
45         B inside { [MAXNEG : MAXPOS] } ;
46     }
47 }
48
49 constraint input_opcode {opcode dist {[0:3]:/45 , [4:5]:/50 , [6:7]:/1 } ; }
50
51 constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10 } ; }
52 constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10 } ; }
53
54 constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90 } ; }
55 constraint input_red_op_B {red_op_B dist {1:/10 , 0:/90 } ; }
56

```

```

57
58 constraint c_fixed_array {
59     foreach(opcodes_array[i])
60     {
61         foreach(opcodes_array[j])
62         {
63             if(i != j)
64             {
65                 opcodes_array[i] != opcodes_array[j];
66             }
67         }
68     }
69 }
70

```

```

71 covergroup cvr_gp @(posedge clk) ;
72     A_cp : coverpoint A {
73         bins A_data_0 = {0} ;
74         bins A_data_max = {MAXPOS} ;
75         bins A_data_min = {MAXNEG} ;
76         bins A_data_default = default ;
77         bins A_data_walkingones[] = {1, 2, -4} iff (red_op_A && !red_op_B);
78     }
79
80     B_cp : coverpoint B {
81         bins B_data_0 = {0} ;
82         bins B_data_max = {MAXPOS} ;
83         bins B_data_min = {MAXNEG} ;
84         bins B_data_default = default ;
85         bins B_data_walkingones[] = {1, 2, -4} iff (!red_op_A && red_op_B);
86     }
87
88     ALU_cp : coverpoint opcode {
89         bins Bins_shift[] = {SHIFT , ROTATE} ;
90         bins Bins_arith[] = {ADD , MULT} ;
91         bins Bins_bitwise[] = {OR , XOR} ;
92         illegal_bins Bins_invalid = {INVALID_6 , INVALID_7} ;
93         bins Bins_trans = (OR => XOR => ADD => MULT => SHIFT => Rotate);
94     }
95 }
96

```

```

97 endgroup
98

```

```

99 function new() ;
100     cvr_gp = new() ;
101 endfunction
102

```

```

103 endclass
104

```

```

105 endpackage
106

```

#### 4. ALSU Testbench

```

1  import pack_ALSU::*;
2
3  module ALSU_tb();
4
5      parameter WIDTH = 3;
6      parameter INPUT_PRIORITY = "A";
7      parameter FULL_ADDER = "ON";
8
9      logic signed [2:0] A, B ;
10     logic [2:0] opcode ;
11     logic      clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
12     logic [15:0] leds;
13     logic signed [5:0] out;
14
15     integer i , j;
16     integer correct_counter = 0 ;
17     integer error_counter = 0 ;
18     logic [5:0] old_count_out ;
19     logic invalid ;
20     logic test ;
21
22     opcode_valid_e opcodes_array_tb[6];
23
24     ALSU #(.INPUT_PRIORITY(INPUT_PRIORITY) , .FULL_ADDER(FULL_ADDER) ) dut (.*);
25
26     cla_ALSU trans1 = new() ;
27     initial begin
28         clk = 0 ;
29         forever
30         begin
31             #20 clk = ~clk ;
32             trans1.clk = clk ;
33         end
34     end
35 end

```

```

38     initial begin
39         cin      = 0 ;
40         red_op_A = 0 ;
41         red_op_B = 0 ;
42         bypass_A = 0 ;
43         bypass_B = 0 ;
44         direction = 0 ;
45         serial_in = 0 ;
46         A         = 0 ;
47         B         = 0 ;
48         opcode    = 0 ;
49         rest ();
50         #10 ;
51         trans1.c_fixed_array.constraint_mode(0) ;
52         repeat(10000) begin
53             assert(trans1.randomize());
54
55             A      = trans1.A      ;
56             B      = trans1.B      ;
57             cin     = trans1.cin    ;
58             red_op_A = trans1.red_op_A ;
59             red_op_B = trans1.red_op_B ;
60             bypass_A = trans1.bypass_A ;
61             bypass_B = trans1.bypass_B ;
62             direction = trans1.direction ;
63             serial_in = trans1.serial_in ;
64             opcode  = trans1.opcode ;
65             rst     = trans1.rst    ;
66
67             sample_data () ;
68             golden_model ();
69
70     end
71     trans1.constraint_mode(0) ;
72     trans1.c_fixed_array.constraint_mode(1) ;
73
74     rst      = 0 ;
75     red_op_A = 0 ;
76     red_op_B = 0 ;
77     bypass_A = 0 ;
78     bypass_B = 0 ;
79
80     repeat(10000) begin
81         assert(trans1.randomize());
82
83         A      = trans1.A      ;
84         B      = trans1.B      ;
85         cin     = trans1.cin    ;
86         red_op_A = trans1.red_op_A ;
87         red_op_B = trans1.red_op_B ;
88         bypass_A = trans1.bypass_A ;
89         bypass_B = trans1.bypass_B ;
90         direction = trans1.direction ;
91         serial_in = trans1.serial_in ;
92         // opcode  = trans1.opcode ;
93         rst      = trans1.rst    ;
94         for(int j = 0; j < 6 ; j =j+1) begin
95             opcodes_array_tb[j] = trans1.opcodes_array[j];
96             opcode = opcodes_array_tb[j];
97             #45 sample_data();
98         end
99         sample_data();
100        golden_model();
101    end

```



```

102     end
103     rst      = 0 ;
104     red_op_A  = 0 ;
105     red_op_B  = 0 ;
106     bypass_A  = 0 ;
107     bypass_B  = 0 ;
108
109     trans1.cvr_gp.start();
110     trans1.opcode = OR;
111     opcode = trans1.opcode;
112     #20
113     trans1.cvr_gp.sample();
114     #20
115     trans1.opcode = XOR ;
116     opcode      = trans1.opcode ;
117     #20
118     trans1.cvr_gp.sample();
119     #20
120     trans1.opcode = ADD ;
121     opcode      = trans1.opcode ;
122     #20
123     trans1.cvr_gp.sample();
124     #20
125     trans1.opcode = MULT ;
126     opcode      = trans1.opcode ;
127     #20
128     trans1.cvr_gp.sample();
129     #20
130     trans1.opcode = SHIFT ;
131     opcode      = trans1.opcode ;
132     #20
133     trans1.cvr_gp.sample();
134     #20
135     trans1.opcode = ROTATE ;
136     opcode      = trans1.opcode ;
137     #20
138     trans1.cvr_gp.sample();
139     #40
140     $display ("error_counter = %0d ",error_counter );
141     $display ("correct_counter = %0d ",correct_counter );
142     #100 ;
143
144     $stop ;
145
146 end
147 task check_result (input logic signed [5:0] expected_result_out , input [15:0] expected_result_leds );
148     @(negedge clk );
149     @(negedge clk );
150     if( (expected_result_out != out) && (expected_result_leds != leds) )
151     begin
152         $display (":error");
153         old_count_out = out ;
154         error_counter = error_counter +1 ;
155         test = 1 ;
156     end
157

```

```

158     else
159     begin
160         correct_counter = correct_counter + 1 ;
161         old_count_out = out ;
162         test = 0 ;
163     end
164 endtask
165 task sample_data () ;
166     if(rst || bypass_A || bypass_B)
167     begin
168         trans1.cvr_gp.stop();
169     end
170     else
171     begin
172         trans1.cvr_gp.start();
173         trans1.cvr_gp.sample();
174     end
175
176 endtask

```

```

178 task golden_model ();
179   invalid = (((red_op_A | red_op_B) & (opcode[1] | opcode[2])) | (opcode[1] & opcode[2]) ) ;
180   if (rst)
181     check_result(0,0);
182   else if(bypass_A && bypass_B)
183     begin
184       if (INPUT_PRIORITY == "A")
185         check_result(A,0);
186       else
187         check_result(B,0);
188     end
189   else if (bypass_A)
190     check_result(A,0);
191   else if (bypass_B)
192     check_result(B,0);
193   else if (invalid)
194     check_result(0, 'hffff);
195   else begin
196     case (opcode)
197       3'h0: begin
198         if (red_op_A && red_op_B)
199           begin
200             if (INPUT_PRIORITY == "A")
201               check_result(|A,0);
202             else
203               check_result(|B,0);
204           end
212       3'h1: begin
213         if (red_op_A && red_op_B)
214           begin
215             if (INPUT_PRIORITY == "A")
216               check_result(^A,0);
217             else
218               check_result(^B,0);
219           end
220         else if (red_op_A)
221           check_result(^A,0);
222         else if (red_op_B)
223           check_result(^B,0);
224         else
225           check_result(A^B,0);
226       end
227       3'h2: begin
228         if(FULL_ADDER == "ON")
229           check_result(A+B+cin,0);
230         else
231           check_result(A+B,0);
232       end
233       3'h3: check_result(A*B,0);
234       3'h4: begin
235         if (direction)
236           check_result({old_count_out[4:0], serial_in},0);
237         else
238           check_result({serial_in, old_count_out[5:1]},0);
239       end
240       3'h5: begin
241         if (direction)
242           check_result({old_count_out[4:0], old_count_out[5]},0);
243         else
244           check_result({old_count_out[0], old_count_out[5:1]},0);
245       end
246     endcase
247   end
248 endtask
249 task rest ();
250   rst = 1 ;
251   #20
252   rst = 0 ;
253 endtask
254 endmodule

```


## 5. Do File

```

1  vlib work
2  vlog ALSU.v ALSU_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.ALSU_tb -cover
4  add wave *
5  coverage save ALSU_tb.ucdb -onexit
6  run -all
7

```

## 6. Waveform



## 7. Transcript

```

#
# error_counter = 0
# correct_counter = 1000000

```



## 8. Code Coverage

```
2
3 =====
4 == File: ALSU.v
5 =====
6 Statement Coverage:
7   Enabled Coverage      Active      Hits      Misses % Covered
8   -----
9   Stmts                49          49          0    100.0
10
11 =====Statement Details=====
12
13 Statement Coverage for file ALSU.v --
14
15   1      module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, by
16   2      parameter INPUT_PRIORITY = "A";
17   3      parameter FULL_ADDER = "ON";
18   4      input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, dir
19   5      input [2:0] opcode;
20   6      input signed [2:0] A, B;
21   7      output reg [15:0] leds;
22   8      output reg signed [5:0] out;
23   9
24  10      reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_
25  11      reg [2:0] opcode_reg, A_reg, B_reg;
26  12
27  13      wire invalid_red_op, invalid_opcode, invalid;
28  14
29  15      //Invalid handling
30  16          1      896366      assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_
31  17          1      856664      assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
32  18          1      494649      assign invalid = invalid_red_op | invalid_opcode;
33  19
34  20      //Registering input signals
35  21          1      1997369      always @(posedge clk or posedge rst) begin
36  22          if(rst) begin
133
136 Branch Coverage:
137   Enabled Coverage      Active      Hits      Misses % Covered
138   -----
139   Branches                30          30          0    100.0
140
141 =====Branch Details=====
142
143 Branch Coverage for file ALSU.v --
144
145 -----IF Branch-----
146   22          1997369      Count coming in to IF
147   22          1      19911      if(rst) begin
148   33          1      1977458      end else begin
149 Branch totals: 2 hits of 2 branches = 100.0%
150
151 -----IF Branch-----
152   49          2009908      Count coming in to IF
153   49          1      29921      if(rst) begin
154   52          1      1513995      if (invalid)
155   54          1      465992      else
156 Branch totals: 3 hits of 3 branches = 100.0%
157
```



```

29
30 FSM Coverage:
31   Enabled Coverage      Active      Hits      Misses % Covered
32   -----
33   FSMs                                     100.0
34   States                0           0           0    100.0
35   Transitions           0           0           0    100.0
36 Toggle Coverage:
37   Enabled Coverage      Active      Hits      Misses % Covered
38   -----
39   Toggle Bins           118          118           0    100.0
40
41 =====Toggle Details=====
42
43 Toggle Coverage for File ALSU.v --
44
45   Line                      Node      1H->0L      0L->1H  "Coverage"
46   -----
47   4                          serial_in  1           1      100.00
48   4                          rst       1           1      100.00

```

## 9. function Coverage

```

% Hit: 100.0% 100
Coverpoint A_cp 100.0% 100 Covered
  covered/total bins: 6 6
  missing/total bins: 0 6
% Hit: 100.0% 100
  bin A_data_0 1408 1 Covered
  bin A_data_max 1371 1 Covered
  bin A_data_min 1290 1 Covered
  bin A_data_walkingones[-4] 337 1 Covered
  bin A_data_walkingones[1] 261 1 Covered
  bin A_data_walkingones[2] 334 1 Covered
  default bin A_data_default 3780 Occurred
Coverpoint B_cp 100.0% 100 Covered
  covered/total bins: 6 6
  missing/total bins: 0 6
% Hit: 100.0% 100
  bin B_data_0 1457 1 Covered
  bin B_data_max 1373 1 Covered
  bin B_data_min 1368 1 Covered
  bin B_data_walkingones[-4] 364 1 Covered
  bin B_data_walkingones[1] 368 1 Covered
  bin B_data_walkingones[2] 320 1 Covered
  default bin B_data_default 3797 Occurred
Coverpoint ALU_cp 100.0% 100 Covered
  covered/total bins: 7 7
  missing/total bins: 0 7
% Hit: 100.0% 100
  illegal_bin Bins_invalid 2482 Occurred
  bin Bins_shift[SHIFT] 1291 1 Covered
  bin Bins_shift[ROTATE] 1352 1 Covered
  bin Bins_arith[ADD] 1444 1 Covered
  bin Bins_arith[MULT] 1197 1 Covered
  bin Bins_bitwise[OR] 1326 1 Covered
  bin Bins_bitwise[XOR] 1367 1 Covered
  bin Bins_trans 1 1 Covered
TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

```

## Question3

### ➤ memory

The design to be tested is a synchronous single-port 8-bit x64K (512kBit) RAM. The RAM will read on the positive edge of the clock when input read =1 and write on the positive edge of the clock when input write = 1. Write enable signal has a higher priority than the read enable signal and both write and read data from the RAM is not allowed at the same time. Even parity will be calculated on data written to the RAM and placed in the 9th bit of the memory. The partially completed memory model is below (add the memory declaration)

#### 1. Code Design

```
1  module my_mem(  
2      input clk,  
3      input write,  
4      input read,  
5      input [7:0] data_in,  
6      input [15:0] address,  
7      output reg [8:0] data_out  
8  );  
9  
10  
11      // Declare a 9-bit associative array using the logic data type & the key of int datatype  
12      logic [8:0] mem_array [int] ;  
13  
14      always @(posedge clk) begin  
15          if (write)  
16              mem_array[address] = {~^data_in, data_in};  
17          else if (read)  
18              data_out = mem_array[address];  
19          end  
20      endmodule
```

#### 2. Verification plan

	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
1					
2	mem_1	When the write is asserted and the read is deasserted , store the data in the memory by 100 iterations	Randomization data input and the address	-	A checker in the testbench to make sure the output is correct
3	mem_1	When the write is deasserted and the read is asserted , the output take this value in the address	Randomization	-	A checker in the testbench to make sure the output is correct

### 3. memory Testbench

```
1  module my_mem_tb();
2
3
4  parameter TEST = 100 ;
5  parameter CLK_period = 40 ;
6
7  logic [15:0] address_array [] ;
8  logic [7:0] data_to_write_array [] ;
9  logic [8:0] data_read_expect_assoc [int] ;
10 logic [8:0] data_read_queue [$] ;
11
12     logic clk ;
13     logic write;
14     logic read;
15     logic [7:0] data_in ;
16     logic [15:0] address ;
17     logic [8:0] data_out ;
18
19     integer i , j;
20     integer correct_counter = 0 ;
21 integer error_counter = 0 ;
22
23 my_mem dut (.*) ;
24
25     initial begin
26         clk = 0 ;
27     forever
28     begin
29         #20 clk = ~clk ;
30     end
31
32     end
33
34
35
36     initial begin
37         write = 0 ;
38         read = 0 ;
39         data_in = 0 ;
40         address = 0 ;
41         address_array = new[TEST] ;
42         data_to_write_array = new[TEST] ;
43         #(CLK_period);
44
45     stimulus_gen();
46     golden_model();
47
48     write = 1 ;
49
50     write_to_mem() ;
51
52     @(negedge clk)
53     write = 0 ;
54     read = 1 ;
55     address_array.reverse();
56
57     for (i = 0 ; i < TEST ; i = i + 1 )
58     begin
59         address = address_array[i];
60         check_result(address) ;
61         data_read_queue.insert(i,data_out);
62         @(negedge clk);
63     end
64
```



```

65
66     print_queue();
67     read = 0 ;
68
69     @(negedge clk);
70
71     $display (" testbench 1 " );
72     $display ("error_counter = %0d " ,error_counter );
73     $display ("correct_counter = %0d " ,correct_counter );
74
75     $stop ;
76
77 end
78
79 task write_to_mem();
80     for ( i = 0; i < TEST; i = i+1) begin
81         data_in = data_to_write_array[i];
82         address = address_array[i];
83         @(negedge clk) ;
84     end
85 endtask
86
87 task stimulus_gen();
88     for (i = 0 ; i < TEST ; i = i + 1 )
89     begin
90         address_array[i] = $random ;
91         data_to_write_array[i] = $random ;
92     end
93 endtask

```

```

94
95 task golden_model();
96     for (i = 0 ; i < TEST ; i = i + 1 )
97     begin
98         data_read_expect_assoc[address_array[i]] = {~^data_to_write_array[i], data_to_write_array[i]} ;
99     end
100 endtask
101
102 task check_result(input [15:0] address_result );
103     @(negedge clk) ;
104     if(data_read_expect_assoc.exists(address_result) )
105     begin
106         if(data_read_expect_assoc[address_result] != data_out )
107         begin
108             $display (":error");
109             error_counter = error_counter +1 ;
110         end
111     else
112     begin
113         correct_counter = correct_counter + 1 ;
114     end
115     end
116 endtask

```

```


117
118 task print_queue();
119     j = 0;
120     while (data_read_queue.size() > 0) begin
121         $display("Data read[%0d]: %0h", j, data_read_queue.pop_front());
122         j= j+1;
123     end
124 endtask
125
126
127 endmodule

```

#### 4. Do File

```
C: > Users > CS > Downloads > Kareem Wasem Diploma > session3_assignment4
1  vlib work
2  vlog my_mem.sv my_mem_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.my_mem_tb -cover
4  add wave *
5  coverage save my_mem_tb.ucdb -onexit
6  run -all
7
```

#### 5. Waveform



#### 6. Transcript

```
# Data read[87]: 1c5
# Data read[88]: ce
# Data read[89]: 8f
# Data read[90]: 177
# Data read[91]: laa
# Data read[92]: 1c6
# Data read[93]: 8c
# Data read[94]: 3d
# Data read[95]: d
# Data read[96]: 112
# Data read[97]: 18d
# Data read[98]: 163
# Data read[99]: x
# testbench 1
# error_counter = 0
# correct_counter = 100
```

## 7. Code Coverage

### Statement Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	----	-----	-----
Stmts	3	3	0	100.0

### Statement Details

Statement Coverage for file my\_mem.sv --

1				module my_mem(	
2				input clk,	
3				input write,	
4				input read,	
5				input [7:0] data_in,	
6				input [15:0] address,	
7				output reg [8:0] data_out	
8					
9				);	
10					
11				// Declare a 9-bit associative array using	
12				logic [8:0] mem_array [int] ;	
13					
14	1		302	always @(posedge clk) begin	
15				if (write)	
16	1		100	mem_array[address] = {~data_in, data_in};	
17				else if (read)	
18	1		200	data_out = mem_array[address];	
19				end	
20				endmodule	

### Branch Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	----	-----	-----
Branches	3	3	0	100.0

### Branch Details

Branch Coverage for file my\_mem.sv --

#### IF Branch

15			302	Count coming in to IF
15	1		100	if (write)
17	1		200	else if (read)
			2	All False Count

Branch totals: 3 hits of 3 branches = 100.0%

### Condition Coverage:

Enabled Coverage	Active	Covered	Misses	% Covered
-----	-----	-----	-----	-----
FEC Condition Terms	0	0	0	100.0

### Expression Coverage:

Enabled Coverage	Active	Covered	Misses	% Covered
-----	-----	-----	-----	-----
FEC Expression Terms	0	0	0	100.0

### FSM Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	----	-----	-----
FSMs				100.0
States	0	0	0	100.0
Transitions	0	0	0	100.0

### Toggle Coverage:

Enabled Coverage	Active	Hits	Misses	% Covered
-----	-----	----	-----	-----
Toggle Bins	72	72	0	100.0