Assignment4_extra

By: Mohamed Sayed Mohamed Soliman

Question 1

1. ALSU Testbench

```
odule config_reg_tb();
parameter TEST = 100;
parameter CLK period = 40;
logic [8:0] data_read_expect_assoc [string];
logic write;
logic [15:0] data_in;
logic [2:0] address;
logic [15:0] reset_assoc[string] = {
                       : 16 hffff,
: 16 h0,
  "temp_sensor1_reg": 16 h0,
"analog_test" : 16 hab
                         : 16 habcd.
                         : 16'h0,
   "amp_gain"
                         : 16'h0,
  "digital config" : 16'h1
logic [15:0] x ;
logic [15:0] reset_assoc_arr [0:7] = {16'hffff , 16'h0 , 16'h1};
logic [15:0] reset_assoc_chan [0:7] = {16'hffff , 16'h0 , 16'h1};
  integer correct counter = 0;
```

```
typedef enum logic [2:0] {
       adc0_reg = 3'd0,
                                               write = 0;
reset = 0;
       adc1_reg = 3'd1,
                                               data_out = 0;
       temp_sensor0_reg = 3'd2,
                                               data in = 0;
       temp_sensor1_reg = 3'd3,
                                               address = 0;
       analog_test = 3'd4,
                                               rst();
       digital_test = 3'd5,
33
                                               for(i=0; i<8; i=i+1)
       amp_gain = 3'd6,
34
       digital_config = 3'd7
                                                address = i;
                                                check_result(address );
     } reg addr t;
     reg_addr_t reg_addr;
                                      67
                                               @(negedge clk);
     config_reg dut (.*);
                                               write = 1;
         initial begin
                                               @(negedge clk);
          clk = 0;
                                               for(i=0; i<8; i = i + 1)
       forever
                                                address = i;
                                                data_in = 'hFFFF;
43
       #20 clk = \sim clk;
                                                golden_model(address , data_in);
44
                                                @(negedge clk);
45
       end
       task rst;
                                               @(negedge clk);
             reset = 1;
                                               write = 0
                                               #40;
                                               for(i=0; i<8; i = i + 1)
             reset = 0;
             #40;
                                                address = i;
                                                check_result_chan(address );
     endtask
```

```
@(negedge clk);
@(negedge clk);
reset = 1;
                                                    for(j=0; j<100; j = j + 1)
@(negedge clk);
@(negedge clk);
for(i=0; i<8; i=i+1)
                                                       write = 1;
                                                       @(negedge clk);
 address = i ;
                                                       for(i=0; i<8; i = i + 1)
 check_result(address );
                                                         address = i ;
@(negedge clk);
                                                         data_in = $random;
reset = 0;
                                                         golden_model(address , data_in);
write = 1;
@(negedge clk);
                                                         @(negedge clk);
                                                       end
for(i=0; i<8; i=i+1)
                                                       @(negedge clk);
                                                       write = 0;
 address = i ;
                                                       $display ("##################### " );
 data in = 0;
                                                       for(i=0; i<8; i=i+1)
 golden_model(address , data_in);
                                                       begin
 @(negedge clk);
                                                         address = i ;
                                                        check result chan(address );
                                                       end
@(negedge clk);
write = 0;
                                                       @(negedge clk);
for(i=0; i<8; i=i+1)
                                                         $display (" testbench 1 " );
$display ("error_counter = %0d " ,error_counter );
 address = i;
                                                         $display ("correct counter = %0d " ,correct counter );
 check result chan(address );
                                                       $stop ;
```

2. Transcript & bugs

```
# :error::data out = Ohabcc , reset assoc arr[4] = Ohabcd
# :error::data_out = 0hfffe , reset_assoc_chan[2] = 0hffff
# :error::data out = 0h7fff , reset assoc chan[7] = 0hffff
# :error::data out = Ohffff , reset assoc arr[3] = Oh0
# :error::data out = Ohabcc , reset assoc arr[4] = Ohabcd
# :error::data out = 0h8000 , reset assoc chan[0] = 0h0
**********************
# :error::data_out = 0hb524 , reset_assoc_chan[0] = 0h3524
# :error::data out = 0h815e , reset assoc chan[1] = 0h5e81
# :error::data_out = 0hacl2 , reset_assoc_chan[2] = 0hd609
# :error::data out = 0h8465 , reset assoc chan[5] = 0h998d
# :error::data out = 0h998d , reset assoc chan[6] = 0h8465
********************
# :error::data out = 0hdcd , reset assoc chan[1] = 0hcd0d
# :error::data out = 0he2ec , reset assoc chan[2] = 0hf176
# :error::data out = 0he9f9 , reset assoc chan[5] = 0hf78c
# :error::data out = 0hf78c , reset assoc chan[6] = 0he9f9
*********
# :error::data out = 0haad2 , reset assoc chan[1] = 0hd2aa
# :error::data out = Ohefca , reset assoc chan[2] = Ohf7e5
# :error::data out = 0h69f2 , reset assoc chan[5] = 0hdb8f
# :error::data out = 0hdb8f , reset assoc chan[6] = 0h69f2
# :error::data out = 0h16ce , reset assoc chan[7] = 0h96ce
```

Question 2

```
C: > Users > CS > Downloads > Karem Wasem Diploma > session_ass4 _extra > ≡ sva.sv
      property p request to grant;
        @(posedge clk)
        disable iff (reset)
        $rose(request) |-> ##[2:5] $rose(grant);
      endproperty
      dollar1 ass1: assert property (p request to grant);
      dollar1 cover1: cover property (p request to grant);
      property p grant acknowledgement;
        @(posedge clk)
 11
        disable iff (reset)
 12
        $rose(grant) |=> (frame == 0 && irdy == 0);
 13
      endproperty
 15
      dollar2_ass2: assert property (p_grant_acknowledgement);
      dollar2 cover2: cover property (p grant acknowledgement);
 17
      property p transaction complete;
 19
        @(posedge clk)
 20
        disable iff (reset)
 21
        (frame && irdy) |=> !grant;
 22
      endproperty
 23
      dollar3 ass3: assert property (p transaction complete);
 25
      dollar3 cover3: cover property (p transaction complete);
 27
```

Question 3

```
property p_one_hot_state;

@(posedge clk)
disable iff (reset)
sonehot(cs);
endproperty

dollar1_ass1: assert property (p_one_hot_state);

dollar1_cover1: cover property (p_one_hot_state);

property p_idle_to_gen_blk_addr;

(posedge clk)
disable iff (reset)
(cs == IDLE && $rose(get_data)) |=> (cs == GEN_BLK_ADDR) ##64 (cs == WAITO);
endproperty

dollar2_ass2: assert property (p_idle_to_gen_blk_addr);
dollar2_cover2: cover property (p_idle_to_gen_blk_addr);

dollar2_cover2: cover property (p_idle_to_gen_blk_addr);

dollar2_cover2: cover property (p_idle_to_gen_blk_addr);
```