

# Data Types & Constrained Random Assignment2

By: Mohamed Sayed Mohamed Soliman

## Question 1

- Write a module to test dynamic array data type and its predefined methods.

make sure the display statements are working as expected.

- declare two dynamic arrays `dyn_arr1`, `dyn_arr2` of type `int`
- initialize `dyn_arr2` array elements with (9,1,8,3,4,4)
- allocate six elements in array `dyn_arr1`
- initialize array `dyn_arr1` with index as its value
- display `dyn_arr1` and its size

o Expected output: (0,1,2,3,4,5), 6

- delete array `dyn_arr1`
- reverse, sort, reverse sort and shuffle the array `dyn_arr2` and display `dyn_arr2` after using each method

## 1. Code of the design

```
1  module test_dynamic_array ;
2
3  int  dyn_arr1 [] ;
4  int  dyn_arr2 [] ;
5
6  initial begin
7      dyn_arr1 = '{9,1,8,3,4,4} ;
8      dyn_arr2 = new[6] ;
9
10     foreach(dyn_arr2[j])
11     begin
12         dyn_arr2[j] = j ;
13     end
14
15     foreach(dyn_arr2[j])
16     begin
17         $display("dyn_arr2[%0d] = %0d" , j , dyn_arr2[j] );
18     end
19     $display("dyn_arr2 = %p" , dyn_arr2 );
20
21     dyn_arr1.reverse ;
22     $display("reverse of dyn_arr1 = %p" , dyn_arr1 );
23
24     dyn_arr1.sort ;
25     $display("sort of dyn_arr1 = %p" , dyn_arr1 );
26
27     dyn_arr1.rsort ;
28     $display("reverse sort of dyn_arr1 = %p" , dyn_arr1 );
29
30     dyn_arr1.shuffle ;
31     $display("shuffle of dyn_arr1 = %p" , dyn_arr1 );
32
33 end
34
35 endmodule
```

## 2. Result of the simulation

```
# dyn_arr2[0] = 0
# dyn_arr2[1] = 1
# dyn_arr2[2] = 2
# dyn_arr2[3] = 3
# dyn_arr2[4] = 4
# dyn_arr2[5] = 5
# dyn_arr2 = '{0, 1, 2, 3, 4, 5}
# reverse of dyn_arr1 = '{4, 4, 3, 8, 1, 9}
# sort of dyn_arr1 = '{1, 3, 4, 4, 8, 9}
# reverse sort of dyn_arr1 = '{9, 8, 4, 4, 3, 1}
# shuffle of dyn_arr1 = '{8, 4, 9, 1, 3, 4}
```

## Question 2

### ➤ Counter

Parameters:

- I. WIDTH: width of the data\_load and count\_out ports (Valid values: 4, 6, 8, default: 4)
  - Inputs:
    1. clk
    2. rst\_n (active low sync rst)
    3. load\_n (active low load)
    4. up\_down (When the input is high then increment counter, else decrement the counter)
    5. ce (enable signal to increment or decrement the counter depending on the up\_down)
    6. data\_load (load data to count\_out output when the load signal is asserted)
  - Outputs:
    1. count\_out (counter output)
    2. max\_count (When the counter reaches the maximum value, this signal is high, else low)
    3. zero (When the counter reaches the minimum value, this signal is high, else low)

Requirements:

- I. Create a verification plan document based on your verification plan items to support your verification planning, an example of the document can be found in the link here. Please copy this document to have your own version
- II. Create a package that has a class with the following constraints
  - a. Constraint the reset to be deactivated most of the time
  - b. Constraint the load signal to be active 70% of the time
  - c. Constraint the enable signal to be active 70% of the time
- III. Create a testbench that randomize the data in a repeat block or for loop using the class object to use the above constraints. Make the testbench self-checking.

## 1. Code Design

```

8  module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
9  parameter WIDTH = 4;
10 input clk;
11 input rst_n;
12 input load_n;
13 input up_down;
14 input ce;
15 input [WIDTH-1:0] data_load;
16 output reg [WIDTH-1:0] count_out;
17 output max_count;
18 output zero;
19
20 always @(posedge clk) begin
21     if (!rst_n)
22         count_out <= 0;
23     else if (!load_n)
24         count_out <= data_load;
25     else if (ce)
26         if (up_down)
27             count_out <= count_out + 1;
28         else
29             count_out <= count_out - 1;
30 end
31
32 assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
33 assign zero = (count_out == 0)? 1:0;
34
35 endmodule

```

## 2. Verification plan

	A	B	C	D	E
1	Label	Description	Stimulus Generation	Functional	Functionality Check
2	COUNTER_1	When the reset is asserted, the output counter value should be low	Directed at the start of the simulation	-	A checker in the testbench to make sure the output is correct
3	COUNTER_2	When the load is asserted, the output count_out should take the value of the load_data input	Randomization	-	A checker in the testbench to make sure the output is correct
4	COUNTER_3	When the load is deasserted, ce is asserted and up_down is asserted the output count_out should take the old value +1	Randomization	-	A checker in the testbench to make sure the output is correct
5	COUNTER_4	When the load is deasserted, ce is asserted and up_down is deasserted the output count_out should take the old value -1	Randomization	-	A checker in the testbench to make sure the output is correct
6					

### 3. Counter Package

```
1 package pack_count;
2
3 class cla_count ;
4     parameter WIDTH = 8;
5     rand logic [WIDTH-1:0] data_load ;
6     rand logic          ce ;
7     rand logic          up_down ;
8     rand logic          load_n ;
9     rand logic          rst_n ;
10
11     constraint enable {ce dist {1:/70 , 0:/30 } ; }
12     constraint d {up_down dist {1:/60 , 0:/40 } ; }
13     constraint load {load_n dist {1:/30 , 0:/70 } ; }
14     constraint rst {rst_n dist {1:/99 , 0:/1 } ; }
15
16     function void print ();
17     $display("data_load = 0h%0h , ce = 0h%0h , up_down = 0h%0h , load_n = 0h%0h , rst_n = 0h%0h " , this.data_load , this.ce , this.up_down , this.load_n , this.rst_n);
18     endfunction
19
20
21 endclass
22
23 endpackage
24
```

### 4. Counter Testbench

```
1 import pack_count::*;
2
3 module counter_tb();
4
5     parameter WIDTH = 8;
6     logic clk ;
7     logic rst_n ;
8     logic load_n ;
9     logic up_down ;
10    logic ce ;
11    logic [WIDTH-1:0] data_load ;
12    logic max_count ;
13    logic zero ;
14    logic [WIDTH-1:0] count_out ;
15
16    integer i ;
17    integer correct_counter = 0 ;
18    integer error_counter = 0 ;
19    logic [WIDTH:0] old_count_out ;
20
21    counter #(WIDTH(WIDTH)) dut (
22        .clk(clk),
23        .rst_n(rst_n),
24        .load_n(load_n),
25        .up_down(up_down),
26        .ce(ce),
27        .data_load(data_load),
28        .max_count(max_count),
29        .zero(zero),
30        .count_out(count_out)
31    );
32
33    always #20 clk = ~clk ;
34
```

```

34
35 cla_count trans1 , trans2 ;
36
37 initial begin
38     clk = 0 ;
39     trans1 = new () ;
40     rest () ;
41     for(i=0; i<1000 ;i=i+1) begin
42         trans1.randomize();
43         //trans1.print() ;
44         data_load = trans1.data_load ;
45         ce = trans1.ce ;
46         up_down = trans1.up_down ;
47         load_n = trans1.load_n ;
48         rst_n = trans1.rst_n ;
49
50         if (!trans1.rst_n)
51             check_result_rst(0);
52         else if (!trans1.load_n)
53             check_result_load(trans1.data_load);
54         else if(trans1.ce)
55             begin
56                 if (trans1.up_down)
57                     check_result_ce(old_count_out+1);
58                 else
59                     check_result_ce(old_count_out-1);
60             end
61         else
62             begin
63                 check_result_ce(old_count_out);
64                 end

```

```

67     end
68
69     $display (" testbench 1 " );
70     $display ("error_counter = %0d " ,error_counter );
71     $display ("correct_counter = %0d " ,correct_counter );
72
73     $stop ;
74
75 end
76
77
78 task check_result_rst(input [WIDTH:0] expected_result );
79     @(negedge clk );
80     if(expected_result != count_out )
81         begin
82             $display (":error");
83             old_count_out = count_out ;
84             error_counter = error_counter +1 ;
85
86         end
87     else
88         begin
89             correct_counter = correct_counter + 1 ;
90             old_count_out = count_out ;
91         end
92     endtask
93

```

```

94
95     task check_result_load(input [WIDTH:0] expected_result );
96     @(negedge clk );
97     if(expected_result != count_out )
98         begin
99             $display (":error");
100             old_count_out = count_out ;
101             error_counter = error_counter +1 ;
102
103         end
104     else
105         begin
106             correct_counter = correct_counter + 1 ;
107             old_count_out = count_out ;
108         end
109     endtask
110

```

```

        task check_result_ce(input [WIDTH-1:0] expected_result );
    @(negedge clk );
    if((expected_result)!= count_out )
    begin
        $display (":error");
        old_count_out = count_out ;
        error_counter = error_counter +1 ;
        $display("data_load = 0h%0h , max_count = 0h%0h , zero = 0h%0h , count_out = 0h%0h " , data_load , max_count , zero , count_out ) ;
    end
    else
    begin
        correct_counter = correct_counter + 1 ;
        old_count_out = count_out ;
    end
endtask

task rest ();
rst_n = 1 ;
#20
rst_n = 0 ;

endtask

endmodule

```


## 5. Do File

```


1  vlib work
2  vlog counter.v counter_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.counter_tb -cover
4  add wave *
5  coverage save counter_tb.ucdb -onexit
6  run -all
7

```

## 6. Waveform







## 7. Transcript

```

# error_counter = 0
# correct_counter = 1000

```

## 8. Code Coverage

```

3 =====
4 === File: counter.v
5 =====
6 Statement Coverage:
7   Enabled Coverage      Active   Hits   Misses % Covered
8   -----
9   Stmts                7        7      0    100.0
10
11 Statement Details
12
13 Statement Coverage for file counter.v --
14
15 1 // Author: Kareem Waseem
16 2 // Course: Digital Verification using SV & UVM
17 3 //
18 4 // Description: Counter Design
19 5 //
20 6 //
21 7 //
22 8 module counter (clk, rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
23 9   parameter WIDTH = 4;
24 10   input clk;
25 11   input rst_n;
26 12   input load_n;
27 13   input up_down;
28 14   input ce;
29 15   input [WIDTH-1:0] data_load;
30 16   output reg [WIDTH-1:0] count_out;
31 17   output max_count;
32 18   output zero;
33 19

```

```

51 Branch Coverage:
52   Enabled Coverage      Active      Hits      Misses % Covered
53   -----
54   Branches              10        10         0    100.0
55
56 =====Branch Details=====
57
58 Branch Coverage for file counter.v --
59
60 -----IF Branch-----
61   21                      1000      Count coming in to IF
62   21          1              7          if (!rst_n)
63   23          1             707         else if (!load_n)
64   25          1             196         else if (ce)
65                                     90      All False Count
66 Branch totals: 4 hits of 4 branches = 100.0%
67
68 -----IF Branch-----
69   26                      196      Count coming in to IF
70   26          1             116         if (up_down)
71   28          1              80         else
72 Branch totals: 2 hits of 2 branches = 100.0%
73
74 -----IF Branch-----
75   32                      906      Count coming in to IF
76   32          1              5      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
77   32          2             901      assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
78 Branch totals: 2 hits of 2 branches = 100.0%
79
80 -----IF Branch-----
81   33                      906      Count coming in to IF
82   33          1              11      assign zero = (count_out == 0)? 1:0;
83   33          2             895      assign zero = (count_out == 0)? 1:0;
84 Branch totals: 2 hits of 2 branches = 100.0%
85

```

```


101 Toggle Coverage:
102   Enabled Coverage      Active      Hits      Misses % Covered
103   -----
104   Toggle Bins           46        46         0    100.0
105
106 =====Toggle Details=====
107
108 Toggle Coverage for File counter.v --
109
110   Line      Node      1H->0L      0L->1H      "Coverage"
111   -----
112   10      clk      1          1          100.00
113   11      rst_n      1          1          100.00
114   12      load_n      1          1          100.00
115   13      up_down      1          1          100.00
116   14      ce      1          1          100.00
117   15      data_load[7]      1          1          100.00
118   15      data_load[6]      1          1          100.00
119   15      data_load[5]      1          1          100.00
120   15      data_load[4]      1          1          100.00
121   15      data_load[3]      1          1          100.00
122   15      data_load[2]      1          1          100.00
123   15      data_load[1]      1          1          100.00
124   15      data_load[0]      1          1          100.00
125   16      count_out[7]      1          1          100.00
126   16      count_out[6]      1          1          100.00
127   16      count_out[5]      1          1          100.00
128   16      count_out[4]      1          1          100.00
129   16      count_out[3]      1          1          100.00
130   16      count_out[2]      1          1          100.00
131   16      count_out[1]      1          1          100.00
132   16      count_out[0]      1          1          100.00
133   17      max_count      1          1          100.00
134   18      zero      1          1          100.00
135

```

## Question 3

### ➤ ALSU

- 2) ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports
- Input ports A and B have various operations that can take place depending on the value of the opcode.
  - Each input bit except for the clk and rst will be sampled at the rising edge before any processing so a D-FF is expected for each input bit at the design entry.
  - The output of the ALSU is registered and is available at the rising edge of the clock.



## 1. Code Design

```
1  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
2  parameter INPUT_PRIORITY = "A";
3  parameter FULL_ADDER = "ON";
4  input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
5  input [2:0] opcode;
6  input signed [2:0] A, B; // first bug [ ] -> we must put it signed
7  output reg [15:0] leds;
8  output reg signed [5:0] out; // second bug [ ] -> we must put it signed
9
10 reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
11 reg [2:0] opcode_reg, A_reg, B_reg;
12
13 wire invalid_red_op, invalid_opcode, invalid;
14
15 //Invalid handling
16 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
17 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
18 assign invalid = invalid_red_op | invalid_opcode;
19
20 //Registering input signals
21 always @(posedge clk or posedge rst) begin
22     if(rst) begin
23         cin_reg <= 0;
24         red_op_B_reg <= 0;
25         red_op_A_reg <= 0;
26         bypass_B_reg <= 0;
27         bypass_A_reg <= 0;
28         direction_reg <= 0;
29         serial_in_reg <= 0;
30         opcode_reg <= 0;
31         A_reg <= 0;
32         B_reg <= 0;
33     end else begin
34         cin_reg <= cin;
35         red_op_B_reg <= red_op_B;
36         red_op_A_reg <= red_op_A;
37         bypass_B_reg <= bypass_B;
38         bypass_A_reg <= bypass_A;
39         direction_reg <= direction;
40         serial_in_reg <= serial_in;
41         opcode_reg <= opcode;
42         A_reg <= A;
43         B_reg <= B;
44     end
45 end
46
47 //leds output blinking
48 always @(posedge clk or posedge rst) begin
49     if(rst) begin
50         leds <= 0;
51     end else begin
52         if (invalid)
53             leds <= ~leds;
54         else
55             leds <= 0;
56     end
57 end
```

```

59 //ALU output processing
60 always @(posedge clk or posedge rst) begin
61     if(rst) begin
62         out <= 0;
63     end
64     else begin
65         if (invalid)
66             out <= 0;
67         else if (bypass_A_reg && bypass_B_reg)
68             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
69         else if (bypass_A_reg)
70             out <= A_reg;
71         else if (bypass_B_reg)
72             out <= B_reg;
73         else begin
74             case (opcode)
75                 3'h0: begin
76                     if (red_op_A_reg && red_op_B_reg)
77                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
78                     else if (red_op_A_reg)
79                         out <= |A_reg;
80                     else if (red_op_B_reg)
81                         out <= |B_reg;
82                     else
83                         out <= A_reg | B_reg;
84                 end
85                 3'h1: begin
86                     if (red_op_A_reg && red_op_B_reg)
87                         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
88                     else if (red_op_A_reg)
89                         out <= ^A_reg;
90                     else if (red_op_B_reg)
91                         out <= ^B_reg;
92                     else
93                         out <= A_reg ^ B_reg;
94                 end
95                 3'h2:begin
96                     if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
97                         out <= A_reg + B_reg + cin_reg ;
98                     else
99                         out <= A_reg + B_reg ;
100                 end
101                 3'h3: out <= A_reg * B_reg;
102                 3'h4: begin
103                     if (direction_reg)
104                         out <= {out[4:0], serial_in_reg};
105                     else
106                         out <= {serial_in_reg, out[5:1]};
107                 end

```

```

3'h5: begin
    if (direction_reg)
        out <= {out[4:0], out[5]};
    else
        out <= {out[0], out[5:1]};
    end
default: out <= 0;
endcase
end
end
end
endmodule

```

## 2. Verification plan

Label	Description	Stimulus Generation	Functionality	Functionality Check
ALSU_1	When the reset is asserted, the output value should be low	Directed at the start of the	-	A checker in the testbench to make sure the output is correct
ALSU_2	When the invalid is asserted, the output should be low	Randomization	-	A checker in the testbench to make sure the output is correct
ALSU_3	When the bypass_A is asserted, bypass_B is asserted and INPUT_PRIORITY = "A" the output count_out should take the A	Randomization	-	A checker in the testbench to make sure the output is correct
ALSU_4	When the bypass_A is asserted and bypass_B is deasserted the output count_out should take the A	Randomization	-	A checker in the testbench to make sure the output is correct
ALSU_5	When the bypass_A is deasserted and bypass_B is asserted the output count_out should take the B	Randomization	-	A checker in the testbench to make sure the output is correct
ALSU_6	test all the value of the opcode and the output for all case	Randomization	-	A checker in the testbench to make sure the output is correct

### 3. ALSU Package

```
1 package pack_ALSU;
2 typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
3 localparam MAXPOS = 3 ;
4 localparam MAXNEG = -4 ;
5 localparam zero = 0 ;
6
7 class cla_ALSU ;
8     rand logic signed [2:0] A, B ;
9     rand reg_e opcode ;
10    rand logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
11
12
13
14
15    constraint rst_n {rst dist {0:/99 , 1:/1 } ; }
16
17    constraint input_A {
18        if ( (opcode == ADD ) || (opcode == MULT ) )
19        {
20            A dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 } ;
21        }
22        else if ( ((opcode == XOR ) || (opcode == OR )) && (red_op_A == 1) && (red_op_B == 0) )
23        {
24            B == 0 ;
25            A dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 } ;
26        }
27        else
28        {
29            A inside { [MAXNEG : MAXPOS] } ;
30        }
31    }
32
33    constraint input_B {
34        if ( (opcode == ADD ) || (opcode == MULT ) )
35        {
36            B dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 } ;
37        }
38        else if ( ((opcode == XOR ) || (opcode == OR )) && (red_op_B == 1) && (red_op_A == 0) )
39        {
40            A == 0 ;
41            B dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 } ;
42        }
43        else
44        {
45            B inside { [MAXNEG : MAXPOS] } ;
46        }
47    }
48
49    constraint input_opcode {opcode dist {[0:5]:/90 , [6:7]:/10 } ; }
50
51    constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10 } ; }
52    constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10 } ; }
53
54    constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90 } ; }
55    constraint input_red_op_B {red_op_B dist {1:/10 , 0:/90 } ; }
56
57
58    function void print ();
59        $display("A = %h%0h , B = %h%0h , opcode = %h%0h , rst = %h%0h , cin = %h%0h " , this.A , this.B , this.opcode , this.rst , this.cin ) ;
60    endfunction
61
62    endclass
63
64 endpackage
65
```

## 4. ALSU Testbench

```
1  import pack_ALSU::*;
2
3  module ALSU_tb();
4
5      parameter WIDTH = 3;
6      parameter INPUT_PRIORITY = "A";
7      parameter FULL_ADDER = "ON";
8
9      logic signed [2:0] A, B ;
10     logic [2:0] opcode ;
11     logic      clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
12     logic [15:0] leds;
13     logic signed [5:0] out;
14
15     typedef enum {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
16     integer i ;
17     integer correct_counter = 0 ;
18     integer error_counter = 0 ;
19     logic [5:0] old_count_out ;
20     logic invalid ;
21     logic test ;
22
23     ALSU #(.INPUT_PRIORITY(INPUT_PRIORITY) , .FULL_ADDER(FULL_ADDER) ) dut (.*);
24
25
26     always #10 clk = ~clk ;
27
28     cla_ALSU trans1 , trans2 ;
29
30     initial begin
31         clk      = 0 ;
32         cin      = 0 ;
33         red_op_A  = 0 ;
34         red_op_B  = 0 ;
35         bypass_A  = 0 ;
36         bypass_B  = 0 ;
37         direction = 0 ;
38         serial_in = 0 ;
39         A         = 0 ;
40         B         = 0 ;
41         opcode    = 0 ;
42         trans1 = new() ;
43
44
45         rest ();
46         #10 ;
47
48         repeat(1000000) begin
49             assert(trans1.randomize());
50
51
52             A      = trans1.A      ;
53             B      = trans1.B      ;
54             cin     = trans1.cin    ;
55             red_op_A = trans1.red_op_A ;
56             red_op_B = trans1.red_op_B ;
57             bypass_A = trans1.bypass_A ;
58             bypass_B = trans1.bypass_B ;
59             direction = trans1.direction ;
60             serial_in = trans1.serial_in ;
61             opcode  = trans1.opcode ;
62             rst     = trans1.rst    ;
63
64             golden_model ();
65
66         end
67
68         $display ("error_counter = %0d " ,error_counter );
69         $display ("correct_counter = %0d " ,correct_counter );
70         #100 ;
71
72         $stop ;
73
74     end
75
```



```

76
77 task check_result (input logic signed [5:0] expected_result_out , input [15:0] expected_result_leds );
78     @(negedge clk );
79     @(negedge clk );
80     if( (expected_result_out != out) && (expected_result_leds != leds) )
81         begin
82             $display (":error");
83             old_count_out = out ;
84             error_counter = error_counter +1 ;
85             test = 1 ;
86         end
87     else
88         begin
89             correct_counter = correct_counter + 1 ;
90             old_count_out = out ;
91             test = 0 ;
92         end
93     endtask
94
95

```

```

96 task golden_model ();
97
98     invalid = (((red_op_A | red_op_B) & (opcode[1] | opcode[2])) | (opcode[1] & opcode[2]) ) ;
99     if (rst)
100         check_result(0,0);
101     else if (invalid)
102         check_result(0,'hffff');
103     else if(bypass_A && bypass_B)
104         begin
105             if (INPUT_PRIORITY == "A")
106                 check_result(A,0);
107             else
108                 check_result(B,0);
109         end
110     else if (bypass_A)
111         check_result(A,0);
112     else if (bypass_B)
113         check_result(B,0);
114     else begin
115         case (opcode)
116             3'h0: begin
117                 if (red_op_A && red_op_B)
118                     begin
119                         if (INPUT_PRIORITY == "A")
120                             check_result(|A,0);
121                         else
122                             check_result(|B,0);
123                     end

```

```

96 task golden_model ();
97
98     invalid = (((red_op_A | red_op_B) & (opcode[1] | opcode[2])) | (opcode[1] & opcode[2]) ) ;
99     if (rst)
100         check_result(0,0);
101     else if (invalid)
102         check_result(0,'hffff');
103     else if(bypass_A && bypass_B)
104         begin
105             if (INPUT_PRIORITY == "A")
106                 check_result(A,0);
107             else
108                 check_result(B,0);
109         end
110     else if (bypass_A)
111         check_result(A,0);
112     else if (bypass_B)
113         check_result(B,0);
114     else begin
115         case (opcode)
116             3'h0: begin
117                 if (red_op_A && red_op_B)
118                     begin
119                         if (INPUT_PRIORITY == "A")
120                             check_result(|A,0);
121                         else
122                             check_result(|B,0);
123                     end

```

```

124     else if (red_op_A)
125         check_result(|A,0);
126     else if (red_op_B)
127         check_result(|B,0);
128     else
129         check_result(A|B,0);
130     end
131     3'h1: begin
132         if (red_op_A && red_op_B)
133             begin
134                 if (INPUT_PRIORITY == "A")
135                     check_result(^A,0);
136                 else
137                     check_result(^B,0);
138             end
139         else if (red_op_A)
140             check_result(^A,0);
141         else if (red_op_B)
142             check_result(^B,0);
143         else
144             check_result(A^B,0);
145         end
146     3'h2: begin
147         if(FULL_ADDER == "ON")
148             check_result(A+B+cin,0);
149         else
150             check_result(A+B,0);
151         end
152     3'h3: check_result(A*B,0);
153     3'h4: begin
154         if (direction)
155             check_result({old_count_out[4:0], serial_in},0);
156         else
157             check_result({serial_in, old_count_out[5:1]},0);
158         end
159     3'h5: begin
160         if (direction)
161             check_result({old_count_out[4:0], old_count_out[5]},0);
162         else
163             check_result({old_count_out[0], old_count_out[5:1]},0);
164         end
165     endcase
166 end
167 endtask
168
169
170 task rest ();
171     rst = 1 ;
172     #20
173     rst = 0 ;
174
175 endtask
176
177 endmodule

```


## 5. Do File

```

1  vlib work
2  vlog ALSU.v ALSU_tb.sv +cover -covercells
3  vsim -voptargs=+acc work.ALSU_tb -cover
4  add wave *
5  coverage save ALSU_tb.ucdb -onexit
6  run -all
7

```

## 6. Waveform



## 7. Transcript

```

#
# error_counter = 0
# correct_counter = 1000000

```

## 8. Code Coverage

```
2
3 =====
4 == File: ALSU.v
5 =====
6 Statement Coverage:
7   Enabled Coverage      Active      Hits      Misses % Covered
8   -----
9   Stmts                49          49          0    100.0
10
11 =====Statement Details=====
12
13 Statement Coverage for file ALSU.v --
14
15   1      module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, by
16   2      parameter INPUT_PRIORITY = "A";
17   3      parameter FULL_ADDER = "ON";
18   4      input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, dir
19   5      input [2:0] opcode;
20   6      input signed [2:0] A, B;
21   7      output reg [15:0] leds;
22   8      output reg signed [5:0] out;
23   9
24  10      reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_
25  11      reg [2:0] opcode_reg, A_reg, B_reg;
26  12
27  13      wire invalid_red_op, invalid_opcode, invalid;
28  14
29  15      //Invalid handling
30  16      1      896366      assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_
31  17      1      856664      assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
32  18      1      494649      assign invalid = invalid_red_op | invalid_opcode;
33  19
34  20      //Registering input signals
35  21      1      1997369      always @(posedge clk or posedge rst) begin
36  22
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
```

Branch Coverage:					
Enabled Coverage	Active	Hits	Misses	% Covered	
-----	-----	----	-----	-----	
Branches	30	30	0	100.0	

```
141 =====Branch Details=====
142
143 Branch Coverage for file ALSU.v --
144
145 -----IF Branch-----
146   22      1997369      Count coming in to IF
147   22      1      19911      if(rst) begin
148   33      1      1977458      end else begin
149 Branch totals: 2 hits of 2 branches = 100.0%
150
151 -----IF Branch-----
152   49      2009908      Count coming in to IF
153   49      1      29921      if(rst) begin
154   52      1      1513995      if (invalid)
155   54      1      465992      else
156 Branch totals: 3 hits of 3 branches = 100.0%
157
```

```

29
30 FSM Coverage:
31   Enabled Coverage      Active      Hits      Misses % Covered
32   -----
33   FSMs                                     100.0
34     States                0            0          0       100.0
35     Transitions           0            0          0       100.0
36 Toggle Coverage:
37   Enabled Coverage      Active      Hits      Misses % Covered
38   -----
39   Toggle Bins             118         118          0       100.0
40
41 =====Toggle Details=====
42
43 Toggle Coverage for File ALSU.v --
44
45   Line                      Node              1H->0L    0L->1H  "Coverage"
46   -----
47     4                  serial_in               1          1       100.00
48     4                   rst                 1          1       100.00

```