

Project

Class-Based Verification for a Synchronous FIFO USING SYSTEMVERILOG

By: Mohamed Sayed Mohamed Soliman

Contents

1. Introduction to the Synchronous FIFO.....	3
2. Design RTL code include the assertion.....	5
3. verification plan.....	7
4. Verification code	
4.1. Top design.....	7
4.2. Interface.....	8
4.3. FIFO_transaction packag.....	8
4.4. FIFO_coverage package.....	9
4.5. FIFO_scoreboard package.....	10
4.6. Testbench.....	11
4.7. Monitor.....	12
4.8. Shared package.....	13
5. Do file.....	14
6. Waveform.....	14
7. Transcript.....	15
8. Assertion.....	15
9. Assertion coverage.....	15
10. Function coverage.....	16
11. Code Coverage.....	16

1. Introduction to the Synchronous FIFO

A Synchronous FIFO (First-In-First-Out) : is a fundamental hardware component used in digital systems for data buffering and transferring between different subsystems. It ensures that data is read in the same order as it was written, and both write and read operations are synchronized to a common clock. This makes it particularly useful for applications where data flow needs to be managed in a controlled and sequential manner, often between two devices or subsystems operating at different speeds but synchronized to the same clock.

Key Features of a Synchronous FIFO:

1. **Single Clock Domain:** Both read and write operations are synchronized to the same clock signal, eliminating the need for complex clock domain crossing techniques.
2. **Data Storage:** The FIFO stores data in an internal memory (typically implemented as a register array or RAM). The depth (number of entries) and width (bits per entry) of the FIFO can be parameterized to fit the specific requirements of the application.
3. **Control Flags:**
 - **Full:** Indicates the FIFO is full and cannot accept more write operations until space is freed by reading.
 - **Empty:** Indicates the FIFO is empty and no data is available for reading.
 - **Almost Full/Almost Empty:** Optional flags that provide an early warning before the FIFO becomes completely full or empty.
4. **Read/Write Pointers:** The FIFO internally maintains pointers for tracking the current positions for reading and writing, ensuring data is managed in a circular buffer fashion.

Applications of Synchronous FIFO:

- **Data Rate Matching:** Used between subsystems with different data rates but synchronized clocks (e.g., between a CPU and a memory controller).
- **Buffering:** Temporary storage for bursty data streams or packet data, smoothing out fluctuations in data rates.
- **Pipeline Processing:** Helps in decoupling stages of a digital pipeline, allowing one stage to write data while the next stage reads it at a different rate.

Operational Overview:

- **Write Operation:** Data is written to the FIFO at the location pointed to by the write pointer. After a successful write, the write pointer increments, and the **full** flag is updated if necessary.
- **Read Operation:** Data is read from the FIFO at the location pointed to by the read pointer. The read pointer increments after a read operation, and the **empty** flag is updated accordingly.

The FIFO must manage these operations without data loss or overwriting, maintaining data integrity across various conditions.

Design Considerations:

- **Depth:** The size of the FIFO (number of entries) is chosen based on the maximum burst length or data buffering requirements of the system.
- **Width:** The data width is parameterized, depending on the size of the data being transferred (e.g., 8-bit, 16-bit, or 32-bit).
- **Latency:** The delay between a write or read request and when the data becomes available is minimal in a well-designed FIFO.

Synchronous FIFOs are widely used in digital designs, including networking hardware, processors, and communication systems, where reliable and ordered data transfer is critical.

2. Design RTL code include the assertion

```
8  module FIFO(FIFO_inter.DUT  FIFO_if);
9
10 localparam max_fifo_addr = $clog2(FIFO_if.FIFO_DEPTH);
11
12 reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
13
14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
15 reg [max_fifo_addr:0] count;
16
17 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
18     if (!FIFO_if.rst_n) begin
19         wr_ptr <= 0;
20     end
21     else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
22         mem[wr_ptr] <= FIFO_if.data_in;
23         FIFO_if.wr_ack <= 1;
24         wr_ptr <= wr_ptr + 1;
25     end
26     else begin
27         FIFO_if.wr_ack <= 0;
28         if (FIFO_if.full && FIFO_if.wr_en)
29             FIFO_if.overflow <= 1;
30         else
31             FIFO_if.overflow <= 0 ;
32     end
33 end
34
35 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
36     if (!FIFO_if.rst_n) begin
37         rd_ptr <= 0;
38         FIFO_if.data_out <= 0;
39     end
40     else if (FIFO_if.rd_en && count != 0) begin
41         FIFO_if.data_out <= mem[rd_ptr];
42         rd_ptr <= rd_ptr + 1;
43     end
44     else begin
45         if (FIFO_if.empty && FIFO_if.rd_en)
46             FIFO_if.underflow <= 1;
47         else
48             FIFO_if.underflow <= 0 ;
49     end
50 end
51
52 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
53     if (!FIFO_if.rst_n) begin
54         count <= 0;
55     end
56     else begin
57         if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b10) && !FIFO_if.full)
58             count <= count + 1;
59         else if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b01) && !FIFO_if.empty)
60             count <= count - 1;
61         else if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.empty)
62             count <= count + 1;
63         else if (({FIFO_if.wr_en, FIFO_if.rd_en} == 2'b11) && FIFO_if.full)
64             count <= count - 1;
65     end
66 end
```

```

68 assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
69 assign FIFO_if.empty = (count == 0)? 1 : 0;
70 assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0;
71 assign FIFO_if.almostempty = (count == 1)? 1 : 0;
72
73     property prop1 ;
74         @(posedge FIFO_if.clk )
75         disable iff (!FIFO_if.rst_n)
76         (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) | => (FIFO_if.wr_ack ) ;
77     endproperty
78     prop1_assertion: assert property (prop1) ;
79     prop1_cover: cover property (prop1) ;
80
81     property prop2 ;
82         @(posedge FIFO_if.clk )
83         disable iff (!FIFO_if.rst_n)
84         ( FIFO_if.full && FIFO_if.wr_en ) | => (FIFO_if.overflow ) ;
85     endproperty
86     prop2_assertion: assert property (prop2) ;
87     prop2_cover: cover property (prop2) ;

```

```

88     always_comb begin
89         if (count == 0) begin
90             prop3_assertion : assert (FIFO_if.empty && !FIFO_if.full && !FIFO_if.almostempty && !FIFO_if.almostfull) ;
91             prop3_cover      : cover (FIFO_if.empty && !FIFO_if.full && !FIFO_if.almostempty && !FIFO_if.almostfull) ;
92         end
93         if (count == 1) begin
94             prop4_assertion : assert (!FIFO_if.empty && !FIFO_if.full && FIFO_if.almostempty && !FIFO_if.almostfull) ;
95             prop4_cover      : cover (!FIFO_if.empty && !FIFO_if.full && FIFO_if.almostempty && !FIFO_if.almostfull) ;
96         end
97         if (count == FIFO_if.FIFO_DEPTH-1) begin
98             prop5_assertion : assert (!FIFO_if.empty && !FIFO_if.full && !FIFO_if.almostempty && FIFO_if.almostfull);
99             prop5_cover      : cover (!FIFO_if.empty && !FIFO_if.full && !FIFO_if.almostempty && FIFO_if.almostfull) ;
100         end
101         if (count == FIFO_if.FIFO_DEPTH) begin
102             prop6_assertion : assert (!FIFO_if.empty && FIFO_if.full && !FIFO_if.almostempty && !FIFO_if.almostfull) ;
103             prop6_cover      : cover (!FIFO_if.empty && FIFO_if.full && !FIFO_if.almostempty && !FIFO_if.almostfull) ;
104         end
105     end

```

```

107     property prop7 ;
108         @(posedge FIFO_if.clk )
109         disable iff (!FIFO_if.rst_n)
110         ( FIFO_if.empty && FIFO_if.rd_en ) | =>  ( FIFO_if.underflow ) ;
111     endproperty
112     prop7_assertion:  assert property (prop7) ;
113     prop7_cover:  cover property (prop7) ;
114
115
116     property prop8 ;
117         @(posedge FIFO_if.clk )
118         disable iff (!FIFO_if.rst_n)
119         ( FIFO_if.wr_en && !FIFO_if.rd_en && !FIFO_if.full ) | =>  ( count === ($past(count) + 1 ) ) ;
120     endproperty
121     prop8_assertion:  assert property (prop8) ;
122     prop8_cover:  cover property (prop8) ;
123
124
125     property prop9 ;
126         @(posedge FIFO_if.clk )
127         disable iff (!FIFO_if.rst_n)
128         ( !FIFO_if.wr_en && FIFO_if.rd_en && !FIFO_if.empty ) | =>  ( count === ($past(count) - 1 ) ) ;
129     endproperty
130     prop9_assertion:  assert property (prop9) ;
131     prop9_cover:  cover property (prop9) ;

```

```

132     property prop10 ;
133         @(posedge FIFO_if.clk )
134         disable iff (!FIFO_if.rst_n)
135         ( FIFO_if.wr_en && FIFO_if.rd_en && FIFO_if.empty ) | =>  ( count === ($past(count) + 1 ) ) ;
136     endproperty
137     prop10_assertion:  assert property (prop10) ;
138     prop10_cover:  cover property (prop10) ;
139
140
141     property prop11 ;
142         @(posedge FIFO_if.clk )
143         disable iff (!FIFO_if.rst_n)
144         ( FIFO_if.wr_en && FIFO_if.rd_en && FIFO_if.full ) | =>  ( count === ($past(count) - 1 ) ) ;
145     endproperty
146     prop11_assertion:  assert property (prop11) ;
147     prop11_cover:  cover property (prop11) ;
148
149     endmodule

```

3. Verification plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	When the reset is asserted, the output value should be low & All the location of FIFO is cleared	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.	-	A check_data function in the FIFO_scoreboard to make sure the output is correct
FIFO_2	When the write enable is asserted , the read enable is deasserted and not full so we will write data_in inside the FIFO	Randomization under constraints on the data_in & write enable	include cover point for the wr_en signal & all flag signal	A check_data function in the FIFO_scoreboard to make sure the output is correct
FIFO_3	When the write enable is deasserted , the read enable is asserted and not empty so we will read from the FIFO & get the value to be stored in data_out signal	Randomization under constraints for read enable signal	include cover point for the rd_en signal & all flag signal	A check_data function in the FIFO_scoreboard to make sure the output is correct
FIFO_4	When the write enable is asserted && the read enable is asserted at the same time we then concentrate on the output flag => if full = 1 then the priority will be for read else if empty = 1 then the priority will be for write	-	-	A check_data function in the FIFO_scoreboard to make sure the output is correct

4. Verification code

4.1. Top design

```

1  module TOP_FIFO ();
2
3      bit clk ;
4      initial begin
5          clk = 0;
6          forever
7              #10 clk = ~clk;
8      end
9
10     FIFO_inter FIFO_if (clk) ;
11     FIFO      DUT (FIFO_if);
12     FIFO_monitor mon (FIFO_if);
13     FIFO_tb   test (FIFO_if);
14
15 endmodule

```


4.2. Interface

```
1 interface FIFO_inter(clk) ;
2
3     parameter FIFO_WIDTH = 16;
4     parameter FIFO_DEPTH = 8;
5
6     input clk;
7     logic [FIFO_WIDTH-1:0] data_in;
8     logic rst_n, wr_en, rd_en;
9     logic [FIFO_WIDTH-1:0] data_out;
10    logic wr_ack, overflow;
11    logic full, empty, almostfull, almostempty, underflow;
12
13    modport DUT (input clk, rst_n, wr_en, rd_en, data_in, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow) ;
14
15    modport TEST (output rst_n, wr_en, rd_en, data_in, input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow) ;
16
17    modport MONITOR (input clk, rst_n, wr_en, rd_en, data_in, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow) ;
18
19
20 endinterface
```

4.3. FIFO_transaction package

```
1 package pack_FIFO_transaction;
2
3     class FIFO_transaction ;
4
5         parameter FIFO_WIDTH = 16;
6         parameter FIFO_DEPTH = 8;
7         bit clk;
8         rand logic [FIFO_WIDTH-1:0] data_in;
9         rand logic rst_n, wr_en, rd_en;
10        logic [FIFO_WIDTH-1:0] data_out;
11        logic wr_ack, overflow;
12        logic full, empty, almostfull, almostempty, underflow;
13        integer RD_EN_ON_DIST, WR_EN_ON_DIST;
14
15
16        function new( integer RD_EN_ON_DIST = 30, integer WR_EN_ON_DIST = 70 ) ;
17            this.RD_EN_ON_DIST = RD_EN_ON_DIST ;
18            this.WR_EN_ON_DIST = WR_EN_ON_DIST ;
19        endfunction
20
21        constraint write {wr_en dist {1:/(WR_EN_ON_DIST), 0:/(100-WR_EN_ON_DIST)} ; }
22        constraint read {rd_en dist {1:/(RD_EN_ON_DIST), 0:/(100-RD_EN_ON_DIST)} ; }
23        constraint rst {rst_n dist {1:99, 0:1} ; }
24
25    endclass
26
27 endpackage
28
```

4.4. FIFO_coverage package

```
1  package pack_FIFO_coverage;
2
3      import pack_FIFO_transaction::* ;
4      class FIFO_coverage ;
5
6          FIFO_transaction F_cvg_txn = new() ;
7
8
9          covergroup cvr_gp ;
10             wr_en_cp : coverpoint F_cvg_txn.wr_en ;
11             rd_en_cp : coverpoint F_cvg_txn.rd_en ;
12             wr_ack_cp : coverpoint F_cvg_txn.wr_ack ;
13             overflow_cp : coverpoint F_cvg_txn.overflow ;
14             full_cp : coverpoint F_cvg_txn.full ;
15             empty_cp : coverpoint F_cvg_txn.empty ;
16             almostfull_cp : coverpoint F_cvg_txn.almostfull ;
17             almostempty_cp : coverpoint F_cvg_txn.almostempty ;
18             underflow_cp : coverpoint F_cvg_txn.underflow ;
19
20
21             wr_full_cp : cross wr_en_cp , full_cp ;
22             wr_wr_ack_cp : cross wr_en_cp , wr_ack_cp ;
23             wr_overflow_cp : cross wr_en_cp , overflow_cp ;
24             wr_empty_cp : cross wr_en_cp , empty_cp ;
25             wr_almostfull_cp : cross wr_en_cp , almostfull_cp ;
26             wr_almostempty_cp : cross wr_en_cp , almostempty_cp ;
27             wr_underflow_cp : cross wr_en_cp , underflow_cp ;
28
29             rd_full_cp : cross rd_en_cp , full_cp
30             {
31                 ignore_bins rd_full = binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1} ;
32             }
33             rd_wr_ack_cp : cross rd_en_cp , wr_ack_cp ;
34             rd_overflow_cp : cross rd_en_cp , overflow_cp ;
35             rd_empty_cp : cross rd_en_cp , empty_cp ;
36             rd_almostfull_cp : cross rd_en_cp , almostfull_cp ;
37             rd_almostempty_cp : cross rd_en_cp , almostempty_cp ;
38             rd_underflow_cp : cross rd_en_cp , underflow_cp ;
39
40         endgroup
41
42         function new() ;
43             cvr_gp = new;
44         endfunction
45
46         function void sample_data(input FIFO_transaction F_txn ) ;
47             F_cvg_txn = F_txn ;
48             cvr_gp.sample();
49         endfunction
50
51     endclass
52
53 endpackage
54
```

4.5. FIFO_scoreboard package

```
1 package pack_FIFO_scoreboard;
2
3 import pack_FIFO_transaction::* ;
4 import shared_pkg::* ;
5
6 class FIFO_scoreboard ;
7     parameter FIFO_WIDTH = 16;
8     parameter FIFO_DEPTH = 8;
9     localparam max_fifo_addr = $clog2(FIFO_DEPTH);
10    logic [FIFO_WIDTH-1:0] data_out_ref;
11    logic wr_ack_ref, overflow_ref;
12    logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
13
14    bit [FIFO_WIDTH-1:0] mem_queue[$] ;
15    reg [max_fifo_addr:0] count;
16
17    function void reference_model(input FIFO_transaction obj_tran ) ;
18        fork
19            begin
20                if (!obj_tran.rst_n) begin
21                    mem_queue.delete();
22                end
23                else if (obj_tran.wr_en && count < obj_tran.FIFO_DEPTH) begin
24                    mem_queue.push_back(obj_tran.data_in) ;
25                    wr_ack_ref = 1;
26                end
27                else begin
28                    wr_ack_ref = 0;
29                    if (full_ref & obj_tran.wr_en)
30                        overflow_ref = 1;
31                    else
32                        overflow_ref = 0;
33                end
34            end
35            begin
36                if (!obj_tran.rst_n) begin
37                    data_out_ref = 0 ;
38                end
39                else if (obj_tran.rd_en && count != 0) begin
40                    data_out_ref = mem_queue.pop_front() ;
41                end
42                else begin
43                    if (empty_ref && obj_tran.rd_en)
44                        underflow_ref = 1;
45                    else
46                        underflow_ref = 0 ;
47                end
48            end
49        join
50
51        full_ref = (count == FIFO_DEPTH)? 1 : 0;
52        empty_ref = (count == 0)? 1 : 0;
53        almostfull_ref = (count == FIFO_DEPTH-1)? 1 : 0;
54        almostempty_ref = (count == 1)? 1 : 0;
55    end
```

```

56     if (!obj_tran.rst_n) begin
57         count = 0;
58     end
59     else begin
60         if ( ({obj_tran.wr_en, obj_tran.rd_en} == 2'b10) && !full_ref)
61             count = count + 1;
62         else if ( ({obj_tran.wr_en, obj_tran.rd_en} == 2'b01) && !empty_ref)
63             count = count - 1;
64         else if ( ({obj_tran.wr_en, obj_tran.rd_en} == 2'b11) && empty_ref)
65             count = count + 1;
66         else if ( ({obj_tran.wr_en, obj_tran.rd_en} == 2'b11) && full_ref)
67             count = count - 1;
68     end
69 endfunction
70 function void check_data(input FIFO_transaction obj_tran_check );
71     logic [6:0] flag_test , flag_dut ;
72     reference_model(obj_tran_check);
73     flag_test ={ wr_ack_ref , overflow_ref , full_ref , empty_ref , almostfull_ref , almostempty_ref , underflow_ref };
74     flag_dut ={ obj_tran_check.wr_ack , obj_tran_check.overflow , obj_tran_check.full , obj_tran_check.empty , obj_tran_check.almostfull , obj_tran_check.almostempty , obj_tran_check.underflow };
75
76     if ( (obj_tran_check.data_out != data_out_ref) && (flag_dut != flag_test) )
77     begin
78         $display ("At time = %0t ::error ==> obj_tran_check.data_out = %0d , data_out_ref = %0d , flag_dut = %0b , flag_test = %0b , obj_tran_check.rst_n = %0b , obj_tran_check.wr_en = %0b
79         error_count++;
80     end
81     else
82     begin
83         correct_count++;
84     end
85 endfunction
86 endclass
87 endpackage

```

4.6. Testbench

```

1  import pack_FIFO_transaction::* ;
2  import pack_FIFO_coverage::* ;
3  import shared_pkg::* ;
4
5  module FIFO_tb(FIFO_inter.TEST  FIFO_if);
6
7      FIFO_transaction  transaction = new() ;
8      FIFO_coverage     coverage    = new() ;
9      initial
10         begin
11             forever
12                 #10 transaction.clk = FIFO_if.clk;
13         end
14         initial begin
15             rest ();
16
17             test_finished = 0 ;
18             FIFO_if.data_in = 1;
19             FIFO_if.rst_n = 1;
20             FIFO_if.wr_en =1 ;
21             FIFO_if.rd_en = 1 ;

```

```

22     @(negedge FIFO_if.clk) ;
23     repeat(100000)
24     begin
25         transaction.randomize();
26         FIFO_if.data_in = transaction.data_in ;
27         FIFO_if.rst_n = transaction.rst_n ;
28         FIFO_if.wr_en = transaction.wr_en ;
29         FIFO_if.rd_en = transaction.rd_en ;
30         @(negedge FIFO_if.clk) ;
31     end
32     test_finished = 1 ;
33 end
34 task rest ();
35     FIFO_if.rst_n = 0 ;
36     #10
37     FIFO_if.rst_n = 1 ;
38
39 endtask
40
41 endmodule
42

```

4.7. Monitor

```

1  import pack_FIFO_transaction::* ;
2  import pack_FIFO_scoreboard::* ;
3  import pack_FIFO_coverage::* ;
4  import shared_pkg::* ;
5
6  module FIFO_monitor(FIFO_inter.MONITOR  FIFO_if);
7
8      FIFO_transaction  transaction = new() ;
9      FIFO_scoreboard  scoreboard = new();
10     FIFO_coverage  coverage = new();
11
12     initial begin
13         forever
14         begin
15             @(negedge FIFO_if.clk );
16             transaction.clk = FIFO_if.clk ;
17             transaction.data_in = FIFO_if.data_in ;
18             transaction.rst_n = FIFO_if.rst_n ;
19             transaction.wr_en = FIFO_if.wr_en ;
20             transaction.rd_en = FIFO_if.rd_en ;
21             transaction.data_out = FIFO_if.data_out ;
22             transaction.wr_ack = FIFO_if.wr_ack ;
23             transaction.overflow = FIFO_if.overflow ;
24             transaction.full = FIFO_if.full ;
25             transaction.empty = FIFO_if.empty ;
26             transaction.almostfull = FIFO_if.almostfull ;
27             transaction.almostempty = FIFO_if.almostempty ;
28             transaction.underflow = FIFO_if.underflow ;
29         end
30     end

```

```

32
33         fork
34
35             begin
36                 coverage.sample_data(transaction);
37             end
38
39             begin // 2nd thread
40                 @(posedge FIFO_if.clk);
41                 #10;
42                 scoreboard.check_data(transaction);
43             end
44
45         join
46
47         if(test_finished == 1) begin
48             $display("no.of error_count      :%0d " , error_count ) ;
49             $display("no.of correct_count :%0d " , correct_count) ;
50             $stop;
51         end
52     end
53 end
54
55
56 endmodule

```

4.8. Shared package

```


1  package shared_pkg;
2      bit test_finished;
3
4      int error_count, correct_count;
5
6  endpackage
7

```

5. Do file

```
1 vlib work
2 vlog FIFO_inter.sv TOP_FIFO.sv FIFO.sv FIFO_tb.sv FIFO_monitor.sv pack_FIFO_transaction.sv pack_FIFO_coverage.sv pack_FIFO_scoreboard.sv shared_pkg.sv +cover -covercells
3 vsim -voptargs=+acc work.TOP_FIFO -cover
4 add wave *
5 coverage save TOP_FIFO.ucdb -onexit
6 add wave -position insertpoint \
7 sim:/TOP_FIFO/FIFO_if/FIFO_WIDTH \
8 sim:/TOP_FIFO/FIFO_if/FIFO_DEPTH \
9 sim:/TOP_FIFO/FIFO_if/clk \
10 sim:/TOP_FIFO/FIFO_if/data_in \
11 sim:/TOP_FIFO/FIFO_if/rst_n \
12 sim:/TOP_FIFO/FIFO_if/wr_en \
13 sim:/TOP_FIFO/FIFO_if/rd_en \
14 sim:/TOP_FIFO/FIFO_if/data_out \
15 sim:/TOP_FIFO/FIFO_if/wr_ack \
16 sim:/TOP_FIFO/FIFO_if/overflow \
17 sim:/TOP_FIFO/FIFO_if/full \
18 sim:/TOP_FIFO/FIFO_if/empty \
19 sim:/TOP_FIFO/FIFO_if/almostfull \
20 sim:/TOP_FIFO/FIFO_if/almostempty \
21 sim:/TOP_FIFO/FIFO_if/underflow
22
23 run -all
24
25 quit -sim
26 vcover report TOP_FIFO.ucdb -details -all -output coverage.txt
27
```

6. Waveform














7. Transcript

```
# no.of error_count :0
# no.of correct_count :100002
# ** Note: $stop : FIFO_monitor.sv(50)
# Time: 2000040 ns Iteration: 0 Instance: /TOP_FIFO/mon
```


8. Assertion

+	TOP_FIFO/DUT/pr...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
+	TOP_FIFO/DUT/pr...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
	TOP_FIFO/DUT/pr...	Immediate	SVA	on	0	1	-	-	-	-		off	assert (FIFO_if.empty&~FIFO_if.full&~FIFO_i...
	TOP_FIFO/DUT/pr...	Immediate	SVA	on	0	1	-	-	-	-		off	assert ((FIFO_if.empty~ FIFO_if.full)&FIFO_...
	TOP_FIFO/DUT/pr...	Immediate	SVA	on	0	1	-	-	-	-		off	assert ((FIFO_if.empty~ FIFO_if.full)&~FIFO_...
	TOP_FIFO/DUT/pr...	Immediate	SVA	on	0	1	-	-	-	-		off	assert (~FIFO_if.empty&FIFO_if.full&~FIFO_i...
+	TOP_FIFO/DUT/pr...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
+	TOP_FIFO/DUT/pr...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
+	TOP_FIFO/DUT/pr...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
+	TOP_FIFO/DUT/pr...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC
+	TOP_FIFO/DUT/pr...	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert(@(posedge FIFO_if.clk) disable iff (~FIFC

9. Assertion coverage

TOP_FIFO/DUT/pr...	SVA	✓	Off	35569	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	33007	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	1201	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	1390	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	17731	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	14791	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	509	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	24999	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	8620	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	354	1	Unli...	1	100%		✓	0	0	0 ns	0
TOP_FIFO/DUT/pr...	SVA	✓	Off	9911	1	Unli...	1	100%		✓	0	0	0 ns	0

10. Function coverage



11. Code Coverage

```
3 =====
4 == File: FIFO.sv
5 =====
6 Statement Coverage:
7   Enabled Coverage      Active   Hits   Misses % Covered
8   -----
9   Stmts                25      25      0     100.0
10
11 =====Statement Details=====
12
13 Statement Coverage for file FIFO.sv --
14
15 1 // Author: Kareem Waseem
16 2 // Course: Digital Verification using SV & UVM
17 3 //
18 4 // Description: FIFO Design
19 5 //
20 6 //
21 7 //
22 8 module FIFO(FIFO_inter.DUT FIFO_if);
23 9
24 10 localparam max_fifo_addr = $clog2(FIFO_if.FIFO_DEPTH);
25 11
26 12 reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
27 13
28 14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
29 15 reg [max_fifo_addr:0] count;
30 16
31 17 1 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
32 18 1 if (!FIFO_if.rst_n) begin
33 19 1 wr_ptr <= 0;
34 20 1 end
35 21 1 else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
```

```

183
184 Branch Coverage:
185   Enabled Coverage      Active      Hits      Misses % Covered
186   -----
187   Branches              23         23         0      100.0
188
189 =====Branch Details=====
190
191 Branch Coverage for file FIFO.sv --
192
193 -----IF Branch-----
194   18                      101004      Count coming in to IF
195   18          1          2011      if (!FIFO_if.rst_n) begin
196   21          1          35936      else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
197   26          1          63057      else begin
198 Branch totals: 3 hits of 3 branches = 100.0%
199
200 -----IF Branch-----
201   28                      63057      Count coming in to IF
202   28          1          33332      if (FIFO_if.full && FIFO_if.wr_en)
203   30          1          29725      else
204 Branch totals: 2 hits of 2 branches = 100.0%
205
206 -----IF Branch-----
207   36                      101004      Count coming in to IF
208   36          1          2011      if (!FIFO_if.rst_n) begin
209   40          1          29029      else if (FIFO_if.rd_en && count != 0) begin
210   45          1           516      if (FIFO_if.empty && FIFO_if.rd_en)
211   47          1          69448      else
212 Branch totals: 4 hits of 4 branches = 100.0%
401
402 =====Toggle Details=====
403
404 Toggle Coverage for File FIFO.sv --
405
406   Line                      Node      1H->0L      0L->1H      "Coverage"
407   -----
408   14                      wr_ptr[2]          1          1      100.00
409   14                      wr_ptr[1]          1          1      100.00
410   14                      wr_ptr[0]          1          1      100.00
411   14                      rd_ptr[2]          1          1      100.00
412   14                      rd_ptr[1]          1          1      100.00
413   14                      rd_ptr[0]          1          1      100.00
414   15                      count[3]          1          1      100.00
415   15                      count[2]          1          1      100.00
416   15                      count[1]          1          1      100.00
417   15                      count[0]          1          1      100.00
418
419 Total Node Count      =          10
420 Toggled Node Count   =          10
421 Untoggled Node Count =           0
422
423 Toggle Coverage      =      100.0% (20 of 20 bins)
424
425 =====

```