

UVM  
Assignment5

By: Mohamed Sayed Mohamed Soliman

# Part #1

## 1- CODE Design

```
3  module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
4  parameter INPUT_PRIORITY = "A";
5  parameter FULL_ADDER = "ON";
6  input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
7  input [2:0] opcode;
8  input signed [2:0] A, B;    // first bug [ ]> we must put it signed
9  output reg [15:0] leds;
10 output reg signed [5:0] out; // second bug [ ]> we must put it signed
11 reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14 wire invalid_red_op, invalid_opcode, invalid;
15 //Invalid handling
16 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
17 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
18 assign invalid = invalid_red_op | invalid_opcode;
19 //Registering input signals
20 always @(posedge clk or posedge rst) begin
21     if(rst) begin
22         cin_reg <= 0;
23         red_op_B_reg <= 0;
24         red_op_A_reg <= 0;
25         bypass_B_reg <= 0;
26         bypass_A_reg <= 0;
27         direction_reg <= 0;
28         serial_in_reg <= 0;
29         opcode_reg <= 0;
30         A_reg <= 0;
31         B_reg <= 0;
32     end else begin
33         cin_reg <= cin;
34         red_op_B_reg <= red_op_B;
35         red_op_A_reg <= red_op_A;
36         bypass_B_reg <= bypass_B;
37         bypass_A_reg <= bypass_A;
38         direction_reg <= direction;
39         serial_in_reg <= serial_in;
40         opcode_reg <= opcode;
41         A_reg <= A;
42         B_reg <= B;
43     end
44 end
45 //leds output blinking
46 always @(posedge clk or posedge rst) begin
47     if(rst) begin
48         leds <= 0;
49     end else begin
50         if (invalid)
51             leds <= ~leds;
52         else
53             leds <= 0;
54     end
55 end
56 //ALSU output processing
```

```

57 always @(posedge clk or posedge rst) begin
58     if(rst) begin
59         out <= 0;
60     end
61     else begin
62         if (invalid)
63             out <= 0;
64         else if (bypass_A_reg && bypass_B_reg)
65             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
66         else if (bypass_A_reg)
67             out <= A_reg;
68         else if (bypass_B_reg)
69             out <= B_reg;
70         else begin
71             case (opcode_reg) // third bug is to used the opcode_reg not the opcode
72                 3'h0: begin
73                     if (red_op_A_reg && red_op_B_reg)
74                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
75                     else if (red_op_A_reg)
76                         out <= |A_reg;
77                     else if (red_op_B_reg)
78                         out <= |B_reg;
79                     else
80                         out <= A_reg | B_reg;
81                 end
82                 3'h1: begin
83                     if (red_op_A_reg && red_op_B_reg)
84                         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
85                     else if (red_op_A_reg)
86                         out <= ^A_reg;
87                     else if (red_op_B_reg)
88                         out <= ^B_reg;
89                     else
90                         out <= A_reg ^ B_reg;
91                 end
92                 3'h2:begin
93                     if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
94                         out <= A_reg + B_reg + cin_reg ;
95                     else
96                         out <= A_reg + B_reg ;
97                     end
98                 3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
100                     if (direction_reg)
101                         out <= {out[4:0], serial_in_reg};
102                     else
103                         out <= {serial_in_reg, out[5:1]};
104                     end
105                 3'h5: begin
106                     if (direction_reg)
107                         out <= {out[4:0], out[5]};
108                     else
109                         out <= {out[0], out[5:1]};
110                     end
111                 default : out <= 0 ;
112             endcase
113         end
114     end
115 end
116
117 endmodule

```

## 2- Interface

```
1 interface ALSU_if (clk);
2     input clk ;
3     logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
4     logic [2:0] opcode;
5     logic signed [2:0] A, B;    // first bug [ ]> we must put it signed
6     logic [15:0] leds;
7     logic signed [5:0] out;
8 endinterface
```

## 3- top module

```
1 import ALSU_test_pkg::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 module ALSU_top();
6 bit clk ;
7
8 initial
9     begin
10         forever
11             #1 clk = ~clk ;
12         end
13     ALSU_if ALSUif (clk) ;
14     ALSU DUT (clk , ALSUif.rst , ALSUif.cin , ALSUif.red_op_A , ALSUif.red_op_B , ALSUif.bypass_A , ALSUif.bypass_B , ALSUif.direction , ALSUif.serial_in , ALSUif.opcode ,
15
16     initial
17         begin
18             run_test("ALSU_test");
19         end
20 endmodule
```

#### 4- alsu\_test

```
1 package ALSU_test_pkg ;
2
3 import ALSU_env_pkg::*;
4 import uvm_pkg::* ;
5 `include "uvm_macros.svh"
6 class ALSU_test extends uvm_test;
7     `uvm_component_utils(ALSU_test)
8     ALSU_env env ;
9     function new(string name = "ALSU_test" , uvm_component parent = null );
10         super.new(name ,parent ) ;
11     endfunction
12
13     function void build_phase(uvm_phase phase) ;
14         super.build_phase(phase);
15         env = ALSU_env::type_id::create("env",this );
16     endfunction
17
18     task run_phase(uvm_phase phase) ;
19         super.run_phase(phase);
20         phase.raise_objection(this);
21         #100 ; `uvm_info("run_phase", "Inside the ALSU test" , UVM_MEDIUM)
22         phase.drop_objection(this);
23     endtask:run_phase
24
25 endclass
26 endpackage
```

#### 5- alsu\_env

```
1 package ALSU_env_pkg ;
2 import uvm_pkg::* ;
3 `include "uvm_macros.svh"
4
5
6 class ALSU_env extends uvm_env;
7     `uvm_component_utils(ALSU_env)
8     function new(string name = "ALSU_env" , uvm_component parent = null );
9         super.new(name ,parent ) ;
10    endfunction
11
12    function void build_phase(uvm_phase phase) ;
13        super.build_phase(phase);
14    endfunction
15 endclass
16 endpackage
```

## 6- Transcript

```
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ALSU_test...
# UVM_INFO C:/Users/CS/Downloads/Karem Wasem Diploma/session5_Assignment/lab1_ass5/ALSU_test.sv(21) @ 100: uvm_test_top [run_phase] Inside the ALSU tes
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]    2
# [RNTST]        1
# [TEST_DONE]    1
# [run_phase]    1
# ** Note: $finish      : C:/questasim64_10.4c/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#   Time: 100 ns  Iteration: 54  Instance: /ALSU_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.4c/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```

## Part #2

### 1- CODE Design

```
3 module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
4 parameter INPUT_PRIORITY = "A";
5 parameter FULL_ADDER = "ON";
6 input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
7 input [2:0] opcode;
8 input signed [2:0] A, B; // first bug [ ]> we must put it signed
9 output reg [15:0] leds;
10 output reg signed [5:0] out; // second bug [ ]> we must put it signed
11 reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14 wire invalid_red_op, invalid_opcode, invalid;
15 //Invalid handling
16 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
17 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
18 assign invalid = invalid_red_op | invalid_opcode;
19 //Registering input signals
20 always @(posedge clk or posedge rst) begin
21     if(rst) begin
22         cin_reg <= 0;
23         red_op_B_reg <= 0;
24         red_op_A_reg <= 0;
25         bypass_B_reg <= 0;
26         bypass_A_reg <= 0;
27         direction_reg <= 0;
28         serial_in_reg <= 0;
29         opcode_reg <= 0;
30         A_reg <= 0;
31         B_reg <= 0;
32     end else begin
33         cin_reg <= cin;
34         red_op_B_reg <= red_op_B;
35         red_op_A_reg <= red_op_A;
36         bypass_B_reg <= bypass_B;
37         bypass_A_reg <= bypass_A;
38         direction_reg <= direction;
39         serial_in_reg <= serial_in;
40         opcode_reg <= opcode;
41         A_reg <= A;
42         B_reg <= B;
43     end
44 end
45 //leds output blinking
46 always @(posedge clk or posedge rst) begin
47     if(rst) begin
48         leds <= 0;
49     end else begin
50         if (invalid)
51             leds <= ~leds;
52         else
53             leds <= 0;
54     end
55 end
56 //ALSU output processing
```

```

57 always @(posedge clk or posedge rst) begin
58     if(rst) begin
59         out <= 0;
60     end
61     else begin
62         if (invalid)
63             out <= 0;
64         else if (bypass_A_reg && bypass_B_reg)
65             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
66         else if (bypass_A_reg)
67             out <= A_reg;
68         else if (bypass_B_reg)
69             out <= B_reg;
70         else begin
71             case (opcode_reg) // third bug is to used the opcode_reg not the opcode
72                 3'h0: begin
73                     if (red_op_A_reg && red_op_B_reg)
74                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
75                     else if (red_op_A_reg)
76                         out <= |A_reg;
77                     else if (red_op_B_reg)
78                         out <= |B_reg;
79                     else
80                         out <= A_reg | B_reg;
81                 end
82                 3'h1: begin
83                     if (red_op_A_reg && red_op_B_reg)
84                         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
85                     else if (red_op_A_reg)
86                         out <= ^A_reg;
87                     else if (red_op_B_reg)
88                         out <= ^B_reg;
89                     else
90                         out <= A_reg ^ B_reg;
91                 end
92                 3'h2: begin
93                     if (FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
94                         out <= A_reg + B_reg + cin_reg ;
95                     else
96                         out <= A_reg + B_reg ;
97                     end
98                 3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
100                     if (direction_reg)
101                         out <= {out[4:0], serial_in_reg};
102                     else
103                         out <= {serial_in_reg, out[5:1]};
104                     end
105                 3'h5: begin
106                     if (direction_reg)
107                         out <= {out[4:0], out[5]};
108                     else
109                         out <= {out[0], out[5:1]};
110                     end
111                 default : out <= 0 ;
112             endcase
113         end
114     end
115 end
116
117 endmodule

```



## 2- Interface

```
1 interface ALSU_if (clk);
2     input clk ;
3     logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
4     logic [2:0] opcode;
5     logic signed [2:0] A, B;    // first bug [ ]> we must put it signed
6     logic [15:0] leds;
7     logic signed [5:0] out;
8 endinterface
```

## 3- top module

```
1 import ALSU_test_pkg::*;
2 import uvm_pkg::* ;
3 `include "uvm_macros.svh"
4 module ALSU_top();
5 bit clk ;
6
7 initial
8     begin
9         forever
10            #1 clk = ~clk ;
11        end
12        ALSU_if ALSUif (clk) ;
13        ALSU DUT (clk , ALSUif.rst , ALSUif.cin , ALSUif.red_op_A , ALSUif.red_op_B , ALSUif.bypass_A , ALSUif.bypass_B , ALSUif.direction , ALSUif.serial_in , ALSUif.opcode ,
14
15        initial
16            begin
17                uvm_config_db#(virtual ALSU_if)::set(null , "uvm_test_top" , "ALSUif" , ALSUif );
18                run_test("ALSU_test");
19            end
20    endmodule
```

#### 4- alsu\_test

```
1 package ALSU_test_pkg ;
2 import ALSU_env_pkg::*;
3 import uvm_pkg::* ;
4 `include "uvm_macros.svh"
5 class ALSU_test extends uvm_test;
6     `uvm_component_utils(ALSU_test)
7     ALSU_env env ;
8     virtual ALSU_if alsu_test_vif ;
9     function new(string name = "ALSU_test" , uvm_component parent = null );
10         super.new(name ,parent ) ;
11     endfunction
12     function void build_phase(uvm_phase phase) ;
13         super.build_phase(phase);
14         env = ALSU_env::type_id::create("env",this );
15         if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "ALSUif" , alsu_test_vif ))
16             `uvm_fatal("run_phase" , "test - unable to get the virtual interface ") ;
17         uvm_config_db#(virtual ALSU_if)::set (this , "*" , "CFG" , alsu_test_vif ) ;
18     endfunction
19     task run_phase(uvm_phase phase) ;
20         super.run_phase(phase);
21         phase.raise_objection(this);
22         #100 ; `uvm_info("run_phase", "Inside the ALSU test" , UVM_MEDIUM)
23         phase.drop_objection(this);
24     endtask:run_phase
25
26 endclass
27 endpackage
```

#### 5- alsu\_env

```
1 package ALSU_env_pkg ;
2
3 import ALSU_driver_pkg::*;
4 import uvm_pkg::* ;
5 `include "uvm_macros.svh"
6
7
8 class ALSU_env extends uvm_env;
9     `uvm_component_utils(ALSU_env)
10
11     ALSU_driver ALSUdriver ;
12     function new(string name = "ALSU_env" , uvm_component parent = null );
13         super.new(name ,parent ) ;
14     endfunction
15
16     function void build_phase(uvm_phase phase) ;
17         super.build_phase(phase);
18         ALSUdriver = ALSU_driver::type_id::create("ALSUdriver",this );
19     endfunction
20 endclass
21 endpackage
```

## 6- alsu\_driver

```
1 package ALSU_driver_pkg ;
2 import uvm_pkg::* ;
3 `include "uvm_macros.svh"
4 class ALSU_driver extends uvm_driver;
5     `uvm_component_utils(ALSU_driver)
6     virtual ALSU_if alsu_driver_vif ;
7     function new(string name = "ALSU_driver" , uvm_component parent = null );
8         super.new(name ,parent ) ;
9     endfunction
10    function void build_phase(uvm_phase phase) ;
11        super.build_phase(phase);
12        if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "CFG" , alsu_driver_vif ) )
13            `uvm_fatal("build_phase" , "driver - unable to get the virtual interface ") ;
14    endfunction
15    function void connect_phase(uvm_phase phase) ;
16        super.build_phase(phase);
17    endfunction
18    task run_phase(uvm_phase phase) ;
19        super.run_phase(phase);
20        alsu_driver_vif.rst = 1 ;
21        alsu_driver_vif.red_op_A = 0 ;
22        alsu_driver_vif.red_op_B = 0 ;
23        alsu_driver_vif.bypass_A = 0 ;
24        alsu_driver_vif.bypass_B = 0 ;
25        alsu_driver_vif.direction = 0 ;
26        alsu_driver_vif.serial_in = 0 ;
27        alsu_driver_vif.opcode = 0 ;
28        alsu_driver_vif.A = 0 ;
29        alsu_driver_vif.B = 0 ;
30        alsu_driver_vif.cin = 0 ;
31        @(negedge alsu_driver_vif.clk ) ;
32        alsu_driver_vif.rst = 0 ;
33
34        forever
35            begin
36                @(negedge alsu_driver_vif.clk ) ;
37                alsu_driver_vif.serial_in = $random ;
38                alsu_driver_vif.red_op_A = $random ;
39                alsu_driver_vif.red_op_B = $random ;
40                alsu_driver_vif.bypass_A = $random ;
41                alsu_driver_vif.bypass_B = $random ;
42                alsu_driver_vif.direction = $random ;
43                alsu_driver_vif.serial_in = $random ;
44                alsu_driver_vif.opcode = $random ;
45                alsu_driver_vif.A = $random ;
46                alsu_driver_vif.B = $random ;
47                alsu_driver_vif.cin = $random ;
48            end
49        endtask
50    endclass
51 endpackage
```

## 7- Transcript

```
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ALSU_test...
# UVM_WARNING @ 0: uvm_test_top.env.ALSUdriver [UVM_DEPRECATED] build()/build_phase() has been called explicitly, outside of the phasing system. This usage of build is deprecated and may lead to unexpected behavior
# UVM_INFO C:/Users/CS/Downloads/Karem Wasem Diploma/session5 Assignment/lab2_ass5/ALSU_test.sv(22) @ 100: uvm_test_top [run_phase] Inside the ALSU test
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :  1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]    2
# [RNTST]         1
# [TEST_DONE]     1
# [UVM_DEPRECATED] 1
# [run_phase]     1
# ** Note: $finish : C:/questasim64_10.4c/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 100 ns Iteration: 54 Instance: /ALSU_top
# 1
# Break in Task uvm_obj/uvm_root::run_test at C:/questasim64_10.4c/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```

## Part #3

### 1- CODE Design

```
3 module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
4 parameter INPUT_PRIORITY = "A";
5 parameter FULL_ADDER = "ON";
6 input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
7 input [2:0] opcode;
8 input signed [2:0] A, B; // first bug [ ]> we must put it signed
9 output reg [15:0] leds;
10 output reg signed [5:0] out; // second bug [ ]> we must put it signed
11 reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
12 reg [2:0] opcode_reg;
13 reg signed [2:0] A_reg, B_reg;
14 wire invalid_red_op, invalid_opcode, invalid;
15 //Invalid handling
16 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
17 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
18 assign invalid = invalid_red_op | invalid_opcode;
19 //Registering input signals
20 always @(posedge clk or posedge rst) begin
21     if(rst) begin
22         cin_reg <= 0;
23         red_op_B_reg <= 0;
24         red_op_A_reg <= 0;
25         bypass_B_reg <= 0;
26         bypass_A_reg <= 0;
27         direction_reg <= 0;
28         serial_in_reg <= 0;
29         opcode_reg <= 0;
30         A_reg <= 0;
31         B_reg <= 0;
32     end else begin
33         cin_reg <= cin;
34         red_op_B_reg <= red_op_B;
35         red_op_A_reg <= red_op_A;
36         bypass_B_reg <= bypass_B;
37         bypass_A_reg <= bypass_A;
38         direction_reg <= direction;
39         serial_in_reg <= serial_in;
40         opcode_reg <= opcode;
41         A_reg <= A;
42         B_reg <= B;
43     end
44 end
45 //leds output blinking
46 always @(posedge clk or posedge rst) begin
47     if(rst) begin
48         leds <= 0;
49     end else begin
50         if (invalid)
51             leds <= ~leds;
52         else
53             leds <= 0;
54     end
55 end
56 //ALSU output processing
```

```

57 always @(posedge clk or posedge rst) begin
58     if(rst) begin
59         out <= 0;
60     end
61     else begin
62         if (invalid)
63             out <= 0;
64         else if (bypass_A_reg && bypass_B_reg)
65             out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
66         else if (bypass_A_reg)
67             out <= A_reg;
68         else if (bypass_B_reg)
69             out <= B_reg;
70         else begin
71             case (opcode_reg) // third bug is to used the opcode_reg not the opcode
72                 3'h0: begin
73                     if (red_op_A_reg && red_op_B_reg)
74                         out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
75                     else if (red_op_A_reg)
76                         out <= |A_reg;
77                     else if (red_op_B_reg)
78                         out <= |B_reg;
79                     else
80                         out <= A_reg | B_reg;
81                 end
82                 3'h1: begin
83                     if (red_op_A_reg && red_op_B_reg)
84                         out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
85                     else if (red_op_A_reg)
86                         out <= ^A_reg;
87                     else if (red_op_B_reg)
88                         out <= ^B_reg;
89                     else
90                         out <= A_reg ^ B_reg;
91                 end
92                 3'h2: begin
93                     if (FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
94                         out <= A_reg + B_reg + cin_reg ;
95                     else
96                         out <= A_reg + B_reg ;
97                     end
98                 3'h3: out <= A_reg * B_reg;
99                 3'h4: begin
100                     if (direction_reg)
101                         out <= {out[4:0], serial_in_reg};
102                     else
103                         out <= {serial_in_reg, out[5:1]};
104                     end
105                 3'h5: begin
106                     if (direction_reg)
107                         out <= {out[4:0], out[5]};
108                     else
109                         out <= {out[0], out[5:1]};
110                     end
111                 default : out <= 0 ;
112             endcase
113         end
114     end
115 end
116
117 endmodule

```

## 2- Interface

```
1 interface ALSU_if (clk);
2     input clk ;
3     logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
4     logic [2:0] opcode;
5     logic signed [2:0] A, B;    // first bug [ ]> we must put it signed
6     logic [15:0] leds;
7     logic signed [5:0] out;
8 endinterface
```

## 3- top module

```
1 import ALSU_test_pkg::*;
2 import uvm_pkg::* ;
3 `include "uvm_macros.svh"
4 module ALSU_top();
5 bit clk ;
6
7 initial
8     begin
9         forever
10            #1 clk = ~clk ;
11        end
12        ALSU_if ALSUif (clk) ;
13        ALSU DUT (clk , ALSUif.rst , ALSUif.cin , ALSUif.red_op_A , ALSUif.red_op_B , ALSUif.bypass_A , ALSUif.bypass_B , ALSUif.direction , ALSUif.serial_in , ALSUif.opcode ,
14
15        initial
16            begin
17                uvm_config_db#(virtual ALSU_if)::set(null , "uvm_test_top" , "ALSUif" , ALSUif );
18                run_test("ALSU_test");
19            end
20    endmodule
```

#### 4- alsu\_test

```
1 package ALSU_test_pkg ;
2 import ALSU_env_pkg::*;
3 import ALSU_config_pkg::*;
4 import uvm_pkg::* ;
5 `include "uvm_macros.svh"
6 class ALSU_test extends uvm_test;
7     `uvm_component_utils(ALSU_test)
8     ALSU_env env ;
9     ALSU_config alsu_config_obj_test ;
10    function new(string name = "ALSU_test" , uvm_component parent = null );
11        super.new(name ,parent ) ;
12    endfunction
13    function void build_phase(uvm_phase phase) ;
14        super.build_phase(phase);
15        env = ALSU_env::type_id::create("env",this );
16        alsu_config_obj_test = ALSU_config::type_id::create("alsu_config_obj_test");
17        if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "ALSUif" , alsu_config_obj_test.alsu_config_vif ))
18            `uvm_fatal("run_phase" , "test - unable to get the virtual interface ") ;
19
20        uvm_config_db#(ALSU_config)::set (this , "" , "CFG" , alsu_config_obj_test ) ;
21
22    endfunction
23
24    task run_phase(uvm_phase phase) ;
25        super.run_phase(phase);
26        phase.raise_objection(this);
27        #100 ; `uvm_info("run_phase", "Inside the ALSU test" , UVM_MEDIUM)
28        phase.drop_objection(this);
29    endtask:run_phase
30
31 endclass
32 endpackage
```

#### 5- alsu\_env

```
1 package ALSU_env_pkg ;
2
3 import ALSU_driver_pkg::*;
4 import uvm_pkg::* ;
5 `include "uvm_macros.svh"
6
7
8 class ALSU_env extends uvm_env;
9     `uvm_component_utils(ALSU_env)
10
11     ALSU_driver ALSUdriver ;
12     function new(string name = "ALSU_env" , uvm_component parent = null );
13         super.new(name ,parent ) ;
14     endfunction
15
16     function void build_phase(uvm_phase phase) ;
17         super.build_phase(phase);
18         ALSUdriver = ALSU_driver::type_id::create("ALSUdriver",this );
19     endfunction
20 endclass
21 endpackage
```



## 6- alsu\_driver

```
1 package ALSU_driver_pkg ;
2 import uvm_pkg::* ;
3 import ALSU_config_pkg::*;
4 `include "uvm_macros.svh"
5 class ALSU_driver extends uvm_driver;
6     `uvm_component_utils(ALSU_driver)
7     virtual ALSU_if alsu_driver_vif ;
8     ALSU_config alsu_config_obj_driver ;
9     function new(string name = "ALSU_driver" , uvm_component parent = null );
10         super.new(name ,parent ) ;
11     endfunction
12     function void build_phase(uvm_phase phase) ;
13         super.build_phase(phase);
14         if(!uvm_config_db#(ALSU_config)::get (this , "" , "CFG" , alsu_config_obj_driver ) )
15             `uvm_fatal("build_phase" , "driver - unable to get the virtual interface ") ;
16     endfunction
17     function void connect_phase(uvm_phase phase) ;
18         super.build_phase(phase);
19         alsu_driver_vif = alsu_config_obj_driver.alsu_config_vif ;
20     endfunction
21
22     task run_phase(uvm_phase phase) ;
23         super.run_phase(phase);
24         alsu_driver_vif.rst = 1 ;
25         alsu_driver_vif.red_op_A = 0 ;
26         alsu_driver_vif.red_op_B = 0 ;
27         alsu_driver_vif.bypass_A = 0 ;
28         alsu_driver_vif.bypass_B = 0 ;
29         alsu_driver_vif.direction = 0 ;
30         alsu_driver_vif.serial_in = 0 ;
31         alsu_driver_vif.opcode = 0 ;
32         alsu_driver_vif.A = 0 ;
33         alsu_driver_vif.B = 0 ;
34         alsu_driver_vif.cin = 0 ;
35         @(negedge alsu_driver_vif.clk ) ;
36         alsu_driver_vif.rst = 0 ;
37         forever
38             begin
39                 @(negedge alsu_driver_vif.clk ) ;
40                 alsu_driver_vif.serial_in = $random ;
41                 alsu_driver_vif.red_op_A = $random ;
42                 alsu_driver_vif.red_op_B = $random ;
43                 alsu_driver_vif.bypass_A = $random ;
44                 alsu_driver_vif.bypass_B = $random ;
45                 alsu_driver_vif.direction = $random ;
46                 alsu_driver_vif.serial_in = $random ;
47                 alsu_driver_vif.opcode = $random ;
48                 alsu_driver_vif.A = $random ;
49                 alsu_driver_vif.B = $random ;
50                 alsu_driver_vif.cin = $random ;
51             end
52         endtask
53     endclass
54 endpackage
```

## 7- alsu\_config\_obj

```
1  package ALSU_config_pkg ;
2
3      import uvm_pkg::* ;
4      `include "uvm_macros.svh"
5
6      class ALSU_config extends uvm_object;
7          `uvm_object_utils(ALSU_config)
8
9          virtual ALSU_if alsu_config_vif ;
10         function new(string name = "ALSU_config");
11             super.new(name) ;
12         endfunction
13     endclass
14 endpackage
```

## 8- Transcript

```
# (specify +uvm_no_warnings to turn off this notice)
#
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM] questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ALSU_test...
# UVM_WARNING @ 0: uvm_test_top.env.ALSUdriver [UVM_DEPRECATED] build()/build_phase() has been called explicitly, outside of the phasing system. This usage of build is deprecated and may lead to unexpected behavior.
# UVM_INFO C:/Users/CS/Downloads/Karem Wasem Diploma/session5_Assignment/lab3_ass5/ALSU_test.sv(32) @ 100: uvm_test_top [run_phase] Inside the ALSU test
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_object.svh(1268) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :  1
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]  2
# [RNTST]       1
# [TEST_DONE]   1
# [UVM_DEPRECATED] 1
# [run_phase]   1
# ** Note: $finish : C:/questasim64_10.4c/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 100 ns Iteration: 54 Instance: /ALSU_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.4c/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```