Data Types & Constrained Random Assignment3_extra

By: Mohamed Sayed Mohamed Soliman

Question 1

- Write a module to test queue data type and its predefined methods. Run Questasim to make sure the display statements are working as expected.
- Declare int j and a queue q of type int
- initialize int j as 1 and queue q as (0, 2, 5)
- insert int j at index 1 in queue q and display q
- delete index 1 element from queue q and display q
- push an element (7) in the front in queue q and display q
- push an element (9) at the back in queue q and display q
- pop an element from back of queue q into j, display q, and j
- pop an element from front of queue q into j, display q, and j
- reverse, sort, reverse sort and shuffle the queue and display q after using each method

1. Code of the design

```
module test queue data ;
                                                   21
         int j;
                                                            j= q.pop front();
         int q [$];
                                                            $display("j = %0d , q = %p" , j , q );
     initial begin
         j = 1;
         q = \{0, 2, 5\};
                                                   25
                                                            q.reverse ;
         q.insert(1, j);
                                                            $display("reverse of q = %p" , q );
         $display("q = %p" , q );
                                                            q.sort;
10
         q.delete(1);
                                                            $display("sort of q = %p" , q );
         $display("q = %p"
                            , q );
                                                            q.rsort;
         q.push front(7);
                                                            $display("reverse sort of q = %p" , q );
         $display("q = %p" , q );
         q.push_back(9);
                                                            q.shuffle;
         $display("q = %p" , q );
                                                            $display("shuffle of q = %p" , q );
                                                        end
         j= q.pop_back();
         $display("j = %0d , q = %p"
                                       , j , q );
                                                        endmodule
```

2. Result of the simulation

```
# q = '{0, 1, 2, 5}
# q = '{0, 2, 5}
# q = '{7, 0, 2, 5}
# q = '{7, 0, 2, 5, 9}
# j = 9 , q = '{7, 0, 2, 5}
# j = 7 , q = '{0, 2, 5}
# reverse of q = '{5, 2, 0}
# sort of q = '{0, 2, 5}
# reverse sort of q = '{5, 2, 0}
# shuffle of q = '{2, 5, 0}
```

Question 2

> adder

- 1. Create a package that have a user defined enum that takes the value MAXPOS, ZERO, and MAXNEG.
- 2. Create a class to randomize the design inputs under the following constraints
 - a. Reset to be asserted with a low probability that you decide
 - b. Constrain the adder inputs to (A, B) have the MAXPOS,
 ZERO and MAXNEG values more often than the remaining values
- 3. Functional coverage model in the class
 - a. identical Covergroups for ports A and B (Covgrp_A and Convgrp_B)
 - b. Each covergroup has 2 coverpoints
 - c. First coverpoint will cover the following bins

1. Code Design

2. Verification plan

1	LABEL	Description	Stimulus Generation	Function check	Functional Coverage
2	ADDER_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct	
					Cover all values of A and B, and transition bin from ZERO to 7, 7 to -8
3	ADDER_2	randomize the input A and B BY using for loop 100000 iterations	directed during the simulation	A checker in the testbench to make sure the output is correct	and -8 to 7
1					

3. alu Package

```
covergroup covgr @(posedge clk);
28
29
             Covgrp A : coverpoint A {
               bins data 0 A = {ZERO};
31
32
               bins data max A = {MAXPOS};
               bins data min A = {MAXNEG} ;
34
               bins data default A = default ;
               bins data_0max_A = (ZERO => MAXPOS);
               bins data maxmin A = (MAXPOS => MAXNEG);
               bins data_minmax_A = (MAXNEG => MAXPOS);
38
           Convgrp_B : coverpoint B {
             bins data_0_B = {ZERO} ;
             bins data_max_B = {MAXPOS} ;
41
42
             bins data_min_B = {MAXNEG} ;
             bins data default B = default ;
43
             bins data_0max_B = (ZERO => MAXPOS);
44
             bins data_maxmin_B = (MAXPOS => MAXNEG);
45
             bins data minmax B = (MAXNEG => MAXPOS);
46
47
         endgroup
               function new();
52
                 covgr = new();
               endfunction
             endclass
     endpackage
```

4. alu Testbench

check result(0);


88

```
import pack_adder::*;
        module adder_tb ();
                                                                  begin
                                                                     clk = 0;
              logic clk;
                                                                     A = 0;
              logic reset;
                                                                     B = 0;
              logic signed [3:0] A;
              logic signed [3:0] B;
                                                                     no case = 0;
              logic signed [4:0] C;
                                                                     rest();
              integer i ;
10
                                                                     for(i=0; i< 100000; i = i + 1)
11
              logic [4:0] no_case ;
        integer correct counter = 0;
12
                                                                           assert(trans1.randomize());
        integer error counter = 0;
13
                                                                           A = trans1.A;
              adder dut (
                                                                           B = trans1.B;
15
                    .clk(clk),
                                                                           reset = trans1.reset ;
                    .reset(reset),
                                                                           sample_data ();
17
                    .A(A),
                                                                              if (reset)
                    .B(B),
                                                                                 check result(0);
                    .c(c)
              );
                                                                                 check result(A+B);
21
              cla_adder trans1 = new();
22
              initial begin
                    clk = 0;
                                                                     $display ("error_counter = %0d " ,error_counter );
                 forever
                                                                     $display ("correct counter = %0d " ,correct counter );
                                                                     $stop ;
                 #20 clk = ~clk ;
                trans1.clk =
                                      clk;
                                                                  end
29
              end
              @(negedge clk );
              if(expected_result != C )
                 $display ("%Ot:error @ case = %Od ==> A = %Od , B = %Od ==> output equal C = %Od should be %Od " , $time , no_case ,A , B , expected_result , C );
            task sample_data ();
               trans1.covgr.stop();
               trans1.covgr.start();
               trans1.covgr.sample();
              reset = 0;
```

5. Do File

```
vlib work
vlog adder.v adder_tb.sv +cover -covercells
vsim -voptargs=+acc work.adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit
run -all
```

6. Waveform



7. Transcript

```
# Time: 0 ns Iteration: 0 Instance:
# error_counter = 0
# correct_counter = 100001
# ** Note: $stop : adder tb.sv(62)
```

8. Code Coverage

```
Statement Coverage:
                                   Active
                                                      Misses % Covered
         Enabled Coverage
                                   Statement Details
      Statement Coverage for file adder.v --
                                                       module adder (
                                                          input clk,
input reset,
input signed [3:0] A, // Input data A in 2's complement
input signed [3:0] B, // Input data B in 2's complement
output reg signed [4:0] C // Adder output in 2's complement
                                                         // Register output C
always @(posedge clk or posedge reset) begin
  if (reset)
        C <= 5'b0;</pre>
                                             102994
                                                          end
         16
                                                      endmodule
       Branch Coverage:
                                                Active
            Enabled Coverage
                                                                Hits
                                                                          Misses % Covered
                                                                                        100.0
 36
            Branches
                                                                    2
                                                                            0
                                Branch Coverage for file adder.v --
                                     -----IF Branch-----
            11
                                                             102994
                                                                         Count coming in to IF
                                                                                  if (reset)
            11
                                                                9755
            13
                                                               93239
                                                                                   else
       Branch totals: 2 hits of 2 branches = 100.0%
      Toggle Coverage:
                                                        Hits
                                                                 Misses % Covered
          Enabled Coverage
                                          Active
                                               30
                                                           30
                                                                       0
                                                                              100.0
          Toggle Bins
66
         -----loggie betalls-----
      Toggle Coverage for File adder.v --
                                                                      1H->0L
                                                                                    0L->1H "Coverage"
                                                           clk
                                                                                                  100.00
                                                          reset
                                                                                                  100.00
                                                          A[3]
                                                                                                  100.00
                 4
                                                           A[2]
                                                                                                  100.00
                                                           A[1]
                                                                                                  100.00
                                                           A[0]
                                                                                                  100.00
                                                           B[3]
                                                                                                  100.00
                                                                                                  100.00
                                                           B[1]
                                                                                                  100.00
                                                           B[0]
                                                                                                  100.00
                                                           C[4]
                                                                                                  100.00
                 6
                                                           C[3]
                                                                                                  100.00
                                                           C[2]
                                                                                                  100.00
                                                                                                  100.00
                                                                                                  100.00
```

9. Function Coverage


411	CLASS cla_adder			
412	Covergroup instance \/pack_adder::cla_adder::covgr			
413		100.0%	100	Covered
414	cover eu/ cotal bins.	ű	ű	
415	missing/total bins:	0	6	
416	% Hit:	100.0%	100	
417	Coverpoint Covgrp_A	100.0%	100	Covered
418	covered/total bins:	3	3	
419	missing/total bins:	0	3	
420	% Hit:	100.0%	100	
421	bin data_0_A	31629	1	Covered
422	bin data_max_A	31457	1	Covered
423	bin data_0max_A	10562	1	Covered
424	default bin data_default_A	31883		Occurred
425	Coverpoint Convgrp_B	100.0%	100	Covered
426	covered/total bins:	3	3	
427	missing/total bins:	0	3	
428	% Hit:	100.0%	100	
429	bin data_0_B	31630	1	Covered
430	bin data_max_B	31714	1	Covered
431	bin data_0max_B	10552	1	Covered
432	default bin data_default_B	31625		Occurred
433				
434	TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES:	1		
		_		

Question 3

> FSM

Ports:

Name	Туре	Size	Description
x			Input sequence
clk	Input	1 bit	Clock
rst			Active high asynchronous reset
у	1 bit		Output that is HIGH when the sequence 010 is detected
count	Output	10 bits	Outputs the number of time the pattern was detected



1. Code Design

```
module FSM_010(clk, rst, x, y, users_count);
          parameter IDLE = 2'b00;
parameter ZERO = 2'b01;
                                                 42
                                                           always @(posedge clk or posedge rst) begin
          parameter ONE = 2'b10;
          parameter STORE = 2'b11;
                                                               if(rst) begin
          input clk, rst, x;
                                                                   cs <= IDLE;
          output y;
          output reg [9:0] users_count;
16
          reg [1:0] cs, ns;
                                                               else begin
          always @(*) begin
                                                                   cs <= ns;
              case (cs)
                   IDLE:
                        if (x)
                                                           end
                            ns = IDLE;
                            ns = ZERO;
                                                           always @(posedge clk or posedge rst) begin
                   ZERO:
                                                               if(rst) begin
                        if (x)
                            ns = ONE;
                                                                   users_count <= 0;
                            ns = ZERO;
                   ONE:
                        if (x)
                                                                   if (cs == STORE)
                            ns = IDLE;
                                                                       users count <= users_count + 1;
                            ns = STORE;
                                                               end
                   STORE:
                                                           end
                        if (x)
                            ns = IDLE;
                        else
                                                           assign y = (cs == STORE)? 1:0;
                            ns = ZERO;
                   default:
                                ns = IDLE;
                                                       endmodule
```

2. Verification plan

1	LABEL	Description v	Stimulus Generation	Function check	Functional Coverage
2	FSM_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct	-
3	FSM_2	The test runs for 10000000 iterations. For each iteration, random values to x and rst	randomization	A checker in the testbench to make sure the output is correct	that checks for the transition of x from 0 to 1 to 0
4					

3. FSM Package

```
package pack_FSM;
      typedef enum logic [1:0] {IDLE , ZERO , ONE , STORE } state_e ;
           class fsm_transaction;
             rand logic rst , x ;
                                          clk;
             constraint rst_n {rst dist {0:/10000 , 1:/1 } ; }
constraint input_x {x dist {0:/67 , 1:/34 } ; }
              function void print ();
               $display("x = 0h%0h , rst = 0h%0h " , this.x , this.rst );
               endfunction
               covergroup covgr @(posedge clk);
Covgrp_x : coverpoint x {
                  bins data_x = (0 \Rightarrow 1 \Rightarrow 0);
           endgroup
           function new();
           covgr = new();
endfunction
           endclass
21
      endpackage
```

4. FSM Testbench

```
import pack_FSM::*;
     module FSM_010_tb ();
         parameter IDLE = 2*b00;
         parameter ZERO = 2'b01;
         parameter ONE = 2'b10;
         parameter STORE = 2'b11;
         logic clk;
         logic rst;
         logic x ;
         logic y
11
         logic [9:0] users_count;
         integer i ;
         logic [9:0] counter;
14
         logic [1:0] cs;
15
         integer correct_counter = 0;
17
         integer error_counter = 0;
18
         FSM_010 dut (.*);
         fsm_transaction trans1 = new()
21
         initial begin
             clk = 0;
           forever
           #20 clk = \sim clk;
           trans1.clk = clk;
28
         end
```

```
70
                                                                                 ONE:
      task golden_model ();
                                                                                     if (x)
69
          if(rst)
                                                                                     begin
                                                                                        cs = IDLE;
               check_result(0 , 0);
                                                                                        check_result(0 , counter);
                                                                                     end
          else
                                                                                     begin
               case (cs)
                    IDLE:
                                                                                        cs = STORE:
                        if (x)
                                                                                        check result(0 , counter);
                        begin
                                                                                        @(negedge clk );
                             cs = IDLE;
                                                                                     end
                             check_result(0 , counter);
                                                                                 STORE:
                        end
                                                                                     if (x)
                        begin
                                                                                     begin
                             cs = ZERO;
                                                                                        counter = counter+1;
                             check_result(0 , counter);
                                                                                        cs = IDLE;
                        end
                                                                                        @(negedge clk );
                    ZERO:
                                                                                        check result(1, counter);
                        if (x)
                                                                                     end
                        begin
                             cs = ONE;
                             check result(0 , counter);
                                                                                     begin
                        end
                                                                                         counter = counter+1;
                                                                                        cs = ZERO;
                        begin
                                                                                        @(negedge clk );
                             cs = ZERO;
                                                                                        check result(1 , counter);
                             check_result(0 , counter);
```

5. Do File

```
C: > Users > CS > Downloads > ass2_verification > ass2_Extra > FSM > ≡ run.do

1 vlib work

2 vlog FSM_010.v pack_FSM.sv FSM_010_tb.sv +cover -covercells

3 vsim -voptargs=+acc work.FSM_010_tb -cover

4 add wave *

5 coverage save FSM_010_tb.ucdb -onexit

6 run -all
```

6. Waveform



7. Transcript

```
error_counter = 0
correct_counter = 10000000
```

8. Code Coverage

```
= File: FSM 010.v
Statement Coverage:
  Enabled Coverage
                                   Misses % Covered
                                       0 100.0
Statement Coverage for file FSM_010.v --
                                    // Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
                                    //
// Description: 010-sequence-detector Design
                                     module FSM_010(clk, rst, x, y, users_count);
                                      parameter IDLE = 2'b00;
parameter ZERO = 2'b01;
                                      parameter ONE = 2'b10;
parameter STORE = 2'b11;
  14
                                      output reg [9:0] users_count;
                                      reg [1:0] cs, ns;
  18
                           11056410
                                      always @(*) begin
  Branch Coverage:
      Enabled Coverage
                                  Active
                                                      Misses % Covered
                                                                100.0
                                               19
      Branches
                                      19
                                                          0
  Branch Coverage for file FSM_010.v --
  -----CASE Branch-----
                                         11056410 Count coming in to CASE
    21
                                                                 IDLE:
    22
                                          2025055
                                          4422563
                                                                  ZERO:
     27
                                          3410036
                                                                 ONE:
                                          1198755
                                                     default: ns = IDLE;
  Branch totals: 5 hits of 5 branches = 100.0%
               -----IF Branch-----
                                          2025055
                                                       Count coming in to IF
                                                                      if (x)
                                          1012527
                                          1012528
                                                                      else
  Branch totals: 2 hits of 2 branches = 100.0%
```

20)	Transitions	9 /	2	//./	
205 207	Toggle Coverage: Enabled Coverage	Active Hits	Misses % C	overed	
203	enabled coverage	Active Hits	% C		
20)	Toggle Bins	36 36	0	100.0	
21)					
211		======Toggle Details=====			===
212					
213	Toggle Coverage for File	FSM_010.v			
214					
215	Line	Node	1H->0L	0L->1H	"Coverage"
216					100.00
217 218	14	X	1		100.00
218		rst clk	1		100.00
219	14 15	V CIK	1		100.00 100.00
221	16	users count[9]	1		100.00
222	16	users_count[8]	1		100.00
223	16	users_count[7]	1		100.00
224	16	users_count[6]	1		100.00
225	16	users_count[5]	1		100.00
226	16	users_count[4]	1		100.00
227	16	users count[3]	1		100.00
228	16	users count[2]	1	1	100.00
229	16	users_count[1]	1	1	100.00
230	16	users_count[0]	1	1	100.00
231	18	ns[1]	1	1	100.00
232	18	ns[0]	1	1	100.00
233	18	cs[1]	1	1	100.00
234	18	cs[0]	1	1	100.00
רב					

10. Function Coverage

```
CLASS ISIII_CLAIISACCIOII
       Covergroup instance \/pack_FSM::fsm_transaction::covgr
                                                              100.0%
                                                                            100
                                                                                   Covered
          covered/total bins:
                                                                   1
                                                                              1
          missing/total bins:
                                                                   0
                                                                              1
          % Hit:
                                                              100.0%
                                                                            100
          Coverpoint Covgrp_x
                                                              100.0%
                                                                                   Covered
                                                                            100
              covered/total bins:
                                                                   1
                                                                              1
              missing/total bins:
750
                                                                   0
                                                                              1
              % Hit:
                                                              100.0%
751
                                                                            100
              hin data x
                                                                  15
                                                                                   Covered
754
      TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1
```