Assignment 1

1- Adder

I. Verification plan

_			
LABEL	Description	Stimulus Generation	Function check
ADDER_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
ADDER_2	verifing maximum negative value on A and maximum negative value on B	directed during the simulation	A checker in the testbench to make sure the output is correct
ADDER_3	verifing maximum negative value on A and ZERO value on B	directed during the simulation	A checker in the testbench to make sure the output is correct
ADDER_4	verifing maximum negative value on A and maximum positive value on B	directed during the simulation	A checker in the testbench to make sure the output is correct
ADDER_5	verifing ZERO value on A and maximum negative value on B	directed during the simulation	A checker in the testbench to make sure the output is correct
ADDER_6	verifing ZERO value on A and ZERO value on B	directed during the simulation	A checker in the testbench to make sure the output is correct
ADDER_7	verifing maximum positive value on A and maximum negative value on B	directed during the simulation	A checker in the testbench to make sure the output is correct
ADDER_8	verifing maximum positive value on A and ZERO value on B	directed during the simulation	A checker in the testbench to make sure the output is correct
ADDER_9	verifing maximum positive value on A and maximum positive value on B	directed during the simulation	A checker in the testbench to make sure the output is correct
ADDER_10	verifing ZERO value on A and maximum positive value on B	directed during the simulation	A checker in the testbench to make sure the output is correct

II. Testbench

```
module adder_tb ();
1
                                                             reset = 0;
                                                             A = MAXNEG;
        localparam MAXPOS = 7 ;
                                                             B = MAXNEG;
        localparam MAXNEG = -8;
                                                             no case = no case + 1;
                                                             check_result(-16);
        logic clk;
        logic reset;
        logic signed [3:0] A;
                                                             A = MAXNEG;
        logic signed [3:0] B;
                                                             B = 0;
        logic signed [4:0] C;
                                                             no_case = no_case + 1 ;
                                                             check result(-8);
        logic [4:0] no_case ;
    integer correct counter = 0;
    integer error_counter = 0;
                                                             A = MAXNEG;
        adder dut (
            .clk(clk),
                                                             B = MAXPOS;
            .reset(reset),
                                                             no case = no case + 1;
            .A(A),
                                                             check result(-1);
            .B(B),
            .C(C)
        );
                                                             A = 0;
                                                             B = MAXNEG;
        always #20 clk = \sim clk;
                                                             no_case = no_case + 1 ;
                                                             check_result(-8);
        initial
            begin
                clk = 0;
                                                             A = 0;
                A = 0;
                                                             B = 0;
                B = 0;
                                                             no_case = no_case + 1 ;
                no case = 0;
                                                             check result(0);
                rest();
```

```
63
                 A = MAXPOS;
                 B = MAXNEG;
                 no_case = no_case + 1 ;
                 check_result(-1);
                 A = MAXPOS;
                 B = 0;
                 no_case = no_case + 1 ;
                 check_result(7);
                 A = MAXPOS;
                 B = MAXPOS;
                 no_case = no_case + 1 ;
                 check_result(14);
                 A = 0;
                 B = MAXPOS;
                 no_case = no_case + 1 ;
                 check_result(7);
                 $display ("error_counter = %0d " ,error_counter );
                 $display ("correct_counter = %0d " ,correct_counter );
                 $stop ;
```

III. Do file

```
vlib work
vlog adder.v adder_tb.sv +cover -covercells
vsim -voptargs=+acc work.adder_tb -cover
add wave *
coverage save adder_tb.ucdb -onexit
run -all
```

IV. Waveform





V. Coverage

1- Branch

2- Statement

```
Branch Coverage:
34
      Enabled Coverage
                           Active
                                    Hits
                                         Misses % Covered
35
36
      Branches
                               2
                                      2
                                             0
                                                  100.0
37
38
    39
40
   Branch Coverage for file adder.v --
41
42
                  -----IF Branch-----
43
                                          Count coming in to IF
      11
                                     11
44
                                               if (reset)
      11
                                      2
                  1
45
                                               else
                                      9
46
   Branch totals: 2 hits of 2 branches = 100.0%
```

```
Toggle Coverage:
       Enabled Coverage
                             Active
                                       Hits
                                             Misses % Covered
       Toggle Bins
                                30
                                        30
                                                 0
                                                      100.0
67
    Toggle Coverage for File adder.v --
         Line
                                        Node
                                                1H->0L 0L->1H "Coverage"
                                         c1k
                                                                   100.00
                                                                   100.00
                                        reset
                                                                   100.00
           4
                                        A[3]
           4
                                        A[2]
                                                                   100.00
                                        A[1]
                                                                   100.00
                                        A[0]
                                                                   100.00
                                        B[3]
                                        B[2]
                                                                   100.00
                                        B[1]
                                                                   100.00
                                        B[0]
                                                                   100.00
                                        C[4]
                                                                   100.00
                                        C[3]
                                                                   100.00
                                        C[2]
                                                                   100.00
                                        C[1]
                                                                   100.00
                                        C[0]
                                                                   100.00
```

- 2- Priority encoder
- I. Design

```
module priority_enc (
 1
       input clk,
       input rst,
       input [3:0] D,
output reg [1:0] Y,
output reg valid
       always @(posedge clk) begin
         if (rst)
11
            Y <= 2'b0;
12
           | valid <= 1'b0 ;
            ena
14
          else
            casex (D)
4'b1000: Y <= 0;
4'bX100: Y <= 1;
4'bXX10: Y <= 2;
4'bXXX1: Y <= 3;
18
               default: Y <= 2'b0;
             valid <= (~|D)? 1'b0: 1'b1;
             end
       end
       endmodule
```

Add the Valid signal is equal to zero if rst is high. And add default case in the case when the input "D = 4'b0000"

II. Verification plan

1	LABEL	Description	Stimulus Generation	Function check
2	case_1	when the reset is asserted . The output C value must be low && valid must be equal 0	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3	case_2	when D = 4'b1000 $$. The output C value must be low && valid must be equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
4	case_3	when D = 4'b0100 $$. The output C value must be equal 1 && valid must be equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
5	case_4	when D = 4'b1010 $$. The output C value must be equal 1 $\&\&$ valid must be equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
6	case_5	when D = 4'b0101 . The output C value must be equal 1 && valid must be equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
7	case_6	when D = 4'b1000 $$. The output C value must be low && valid must be equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
8	case_7	when D = $4'b0000$. The output C value must be low "default case" && valid must be equal 0	directed during the simulation	A checker in the testbench to make sure the output is correct


III. Testbench

```
module priority_enc_tb ();
                                                                D = 4'b1010;
                                                                check_result(2 , 1);
                            clk
           logic
                            rst
                                                                D = 4'b0101;
           logic [3:0] D
                                                                check_result(3 , 1);
                    [1:0] Y
                                                                D = 4'b1000;
                           valid;
                                                                check result(0 , 1);
                                                                D = 4'b00000;
       integer correct_counter = 0;
                                                                check_result(2'b0 , 0);
12
       integer error counter = 0;
                                                                $display ("error_counter = %0d " ,error_counter );
$display ("correct_counter = %0d " ,correct_counter );
      priority_enc dut (
                .clk(clk),
                                                                $stop ;
                .rst(rst),
                .D(D),
                .Y(Y),
                                                                 task check_result(input [1:0] expected_result , input expected_valid );
                 .valid(valid)
                                                                    @(negedge clk );
           );
                                                                    if(expected_result != Y && expected_valid != valid )
                                                                          error counter = error counter +1;
                                                                           $display (":error " );
           always #20 clk = \sim clk;
                                                                           correct_counter = correct_counter + 1;
25
           initial
                begin
                     clk = 0;
                     D = 0;
                                                                    rst = 0;
                     rest ();
                                                                    check_result(2'b0 , 0 );
                         = 4'b1000 ;
                     check_result(0 , 1);
                     D = 4'b0100;
                     check_result(1 , 1);
                                                          endmodule
```

IV. Do file

```
vlib work
vlog priority_enc.v priority_enc_tb.svh +cover -covercells
vsim -voptargs=+acc work.priority_enc_tb -cover
add wave *
coverage save priority_enc_tb.ucdb -onexit
run -all
```

V. Waveform




VI. Coverage

1- Branch

```
Statement Coverage:
      Enabled Coverage
                                                           Active
                                                                                  Hits
                                                                                                Misses % Covered
                                                           statement petails
Statement Coverage for file priority_enc.v
                                                                                                  module priority_enc (
input clk,
input rst,
input [3:0] D,
output reg [1:0] Y,
output reg valid
):
                                                                                                  always @(posedge clk) begin
if (rst)
begin
    Y <= 2'b0;
    valid <= 1'b0;</pre>
      10
11
       13
14
15
                                                                                                        end
                                                                                                        begin
                                                                                                        casex (D)
4'b1000: Y <= 0;
       17
18
                                                                                                               4 b1000: Y <= 0;
4'bX100: Y <= 1;
4'bXX10: Y <= 2;
4'bXXX1: Y <= 3;
default: Y <= 2'b0;
      20
21
22
                                                                                                        valid <= (~|D)? 1'b0: 1'b1;
```

2- Statement

```
Branch Coverage:
  Enabled Coverage
                    Active
                            Hits
                                  Misses % Covered
                                       100.0
Branch Coverage for file priority_enc.v --
       -----IF Branch-----
                                Count coming in to IF
  10
  10
                                 if (rst)
Branch totals: 2 hits of 2 branches = 100.0%
    -----CASE Branch-----
                                 Count coming in to CASE
  17
  18
                                   4'b1000: Y <= 0;
                                      4'bX100: Y <= 1;
  20
                                      4'bXX10: Y <= 2;
                                       4'bxxx1: Y <= 3;
                                       default: Y <= 2'b0;</pre>
Branch totals: 5 hits of 5 branches = 100.0%
```



3- Alu

I. Verification plan

	LABEL	Description	Stimulus Generation	Function check
	case_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
	case_2	verifing maximum negative value on A and maximum negative value on B $\&\&$ Opcode equal 0	directed during the simulation	A checker in the testbench to make sure the output is correct
	case_3	verifing maximum negative value on A and ZERO value on B && Opcode equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
	case_4	verifing maximum negative value on A and maximum positive value on B && Opcode equal 2	directed during the simulation	A checker in the testbench to make sure the output is correct
	case_5	verifing ZERO value on A and maximum negative value on B && Opcode equal 3	directed during the simulation	A checker in the testbench to make sure the output is correct
	case_6	verifing maximum positive value on A and ZERO value on B && Opcode equal 0	directed during the simulation	A checker in the testbench to make sure the output is correct
3	case_7	verifing ZERO value on A and ZERO value on B && Opcode equal 1	directed during the simulation	A checker in the testbench to make sure the output is correct
	case_8	verifing maximum positive value on A and ZERO value on B && Opcode equal 2	directed during the simulation	A checker in the testbench to make sure the output is correct

II. Testbench

```
module ALU_4_bit_tb ();
                                                        reset = 0;
                                                        A = MAXNEG;
         localparam MAXPOS = 7 ;
                                                        B = MAXNEG;
         localparam MAXNEG = -8;
                                                        Opcode = 0;
         logic clk;
                                                        no case = no case + 1 ;
         logic reset;
                                                        check result(-16);
                                        42
                [1:0] Opcode;
         logic
         logic signed [3:0] A;
                                        43
         logic signed [3:0] B;
                                                        A = MAXNEG;
         logic signed [4:0] C;
11
                                                        B = 0:
12
                                                        Opcode = 1;
         logic [4:0] no_case;
     integer correct_counter = 0;
                                                        no case = no case + 1;
     integer error_counter = 0;
                                                        check result(-8);
17
     ALU_4_bit dut (
              .clk(clk),
              .reset(reset),
                                                        A = MAXNEG;
              .Opcode(Opcode),
                                                        B = MAXPOS;
21
              A(A)
              .B(B),
                                                        Opcode = 2;
              .C(C)
                                                        no case = no case + 1;
         );
                                                        check result(7);
         always #20 clk = \sim clk;
         initial
                                                        A = 0;
              begin
                  clk = 0;
                                                        B = MAXNEG;
                  A = 0 ;
                                                        Opcode = 3;
                  B = 0;
                                                        no case = no case + 1;
                  Opcode = 0;
                                                        check_result(1);
                  no_case = 0 ;
                  rest();
```

```
A = MAXPOS;
                                                                                                   task check result(input signed [4:0] expected result );
                      B = 0;
                                                                                                      @(negedge clk );
                      Opcode = 0;
                      no case = no case + 1 ;
                                                                                                      if(expected result != C)
                      check result(7);
                                                                                                           error counter = error counter +1;
                                                                                                         $display ("Moternor no case = %Ad ; ==) A = %Ad , B = %Ad ==> output equal C = %Ad should be %Ad " , $time , no case , A , B , expected result , C );
                      A = 0;
                      B = 0;
                     Opcode = 1;
                                                                                                         correct counter = correct counter + 1;
                      no_case = no_case + 1 ;
                      check result(0);
                      A = MAXPOS;
                                                                                                   task rest ();
                      B = 0;
                     Opcode = 2;
                                                                                                      reset = 0;
                      no case = no case + 1 ;
                      check result(-8);
                                                                                                      reset = 1;
                                                                                                      check result(0);
85
                                                                                                      reset = 0;
                      $display ("error counter = %0d " ,error_counter );
                      $display ("correct_counter = %0d " ,correct_counter )

                      $stop ;
                                                                                         117 endmodule
```

III. Do file

```
vlib work

vlog ALU.v alu_tb.sv +cover -covercells

vsim -voptargs=+acc work.ALU_4_bit_tb -cover

add wave *

coverage save alu_tb.ucdb -onexit

run -all

coverage exclude -du ALU_4_bit_tb -togglenode {C[0]}

coverage exclude -du ALU_4_bit -togglenode {Alu_out[0]}


coverage exclude -src ALU.v -line 26 -code s

coverage exclude -src ALU.v -line 26 -code b

coverage exclude -clear -du ALU_4_bit_tb -togglenode {C[0]}
```

IV. Waveform

	1'h0 1'h0	_case_1	case_2		case_3		case_4	
⊕ - ♦ Opcode	2h2	2h0			2h1		2h2	
⊕- ♦	4h7	4°h0	4'h8	output_2		output_3-		
₽- ◆ B	4"h0	4h0	4'h8		4h0		4h7	output_4
_ C	5'h18	5h00 output_1		5'h10		5h18		5'h07
,								



V. Coverage

1- Branch

```
Statement Coverage:
                                                          Misses % Covered
    Enabled Coverage
    Stmts
                                                                       100.0
                    -----Statement Detalls-----
Statement Coverage for file ALU.v --
                                                           module ALU 4 bit (
                                                                input clk,
                                                                input reset,
                                                                input [1:0] Opcode, // The opcode
input signed [3:0] A, // Input data A in 2's complement
input signed [3:0] B, // Input data B in 2's complement
                                                                output reg signed [4:0] C // ALU output in 2's complement
    10
                                                               reg signed [4:0]
                                                                                          Alu_out; // ALU output in 2's complement
                                                               localparam
                                                                                                       = 3'b00; // A + B
                                                                                                      = 3'b01; // A - B
                                                               localparam
                                                                                      Sub
                                                               localparam
                                                                                      Not_A
                                                               localparam
                                                                                      ReductionOR_B = 3'b11; // |B
                                                               // Do the operation
                                                               always @* begin
                                                                  case (Opcode)
```

2- Statement

```
Branch Coverage:
   Enabled Coverage
                       Active
                                     Misses % Covered
                                             100.0
   Branches
Branch Coverage for file ALU.v --
 -----CASE Branch------
21
22
                             8 Count coming in to CASE
                                3 Add: Alu_out = A + B;
2 Sub: Alu_out = A - B;
2 Not_A: Alu_out = ~A;
1 ReductionOR_B: Alu_out = |B;
   26
                                          default: Alu out = 5'b0;
Branch totals: 4 hits of 4 branches = 100.0%
            ------
                                 9 Count coming in to IF
 32 1
34 1
                                     if (reset)
                                          else
Branch totals: 2 hits of 2 branches = 100.0%
```

```
0L->1H "Coverage"
                                            Node
                                                      1H->0L
                                                                             100.00
                                                                             100.00
                                           reset
                                        Opcode[1]
                                                                             100.00
                                        Opcode[0]
                                                                             100.00
                                            A[3]
                                                                             100.00
                                            A[2]
                                                                             100.00
                                            A[1]
                                                                             100.00
                                            A[0]
                                                                             100.00
                                            B[3]
                                            B[2]
                                                                             100.00
                                            B[1]
                                                                             100.00
                                            B[0]
C[4]
                                                                             100.00
         8
                                                                             100.00
                                            C[3]
                                                                             100.00
         8
                                            C[2]
                                                                              100.00
                                            C[0]
                                                                              100.00
                                       Alu_out[4]
                                                                             100.00
                                       Alu_out[3]
                                                                              100.00
                                       Alu_out[2]
                                                                              100.00
                                       Alu_out[1]
                                                                              100.00
                                       Alu_out[0]
                                                       E-hit
                                                                   E-hit
                                                                              100.00
Total Node Count
Toggled Node Count =
Untoggled Node Count =
                              0
                           100.0% (42 of 42 bins)
Toggle Coverage =
```

4- DSP

I. Design

```
module DSP(A, B, C, D, clk, rst_n, P);
parameter OPERATION = "ADD";
input [18:0] A;
input [17:0] B, D;
input clk, rst_n;
output reg [38:0] P;
reg [17:0] B_reg, D_reg;
reg [18:0] A_reg_stg1, A_reg_stg2, adder_out_stg1 , adder_out_stg2 ;
reg [37:0] C_reg;
reg [38:0] mult_out;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
         A_reg_stg1 <= 0;
         A_reg_stg2 <= 0;
         B_reg <= 0;
         D_reg <= 0;</pre>
         C_reg <= 0;</pre>
         adder out stg1 <= 0;
         adder_out_stg2 <= 0;</pre>
         mult out <= 0;
    end
        A_reg_stg1 <= A;
        A_reg_stg2 <= A_reg_stg1;
        B reg <= B;
        C_reg <= C;</pre>
        D reg <= D;
        adder_out_stg2 <= adder_out_stg1;</pre>
        if (OPERATION == "ADD") begin
```

Change the width of A , P , A_reg_stg1, A_reg_stg2, adder_out_stg1 , adder_out_stg2 and mult_out

II. Verification plan

LABEL	Description	Stimulus Generation	Function check
case_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
case_2	The test runs for 1000 iterations. For each iteration, four random values to A , B . C and D	directed during the simulation	A checker in the testbench to make sure the output is correct

III. Testbench

```
initial
module DSP_tb ();
                                                                           clk = 0;
logic [18:0] A;
logic [17:0] B, D;
logic [37:0] C;
                                                                           C = 0;
                                                                           D = 0;
logic clk , rst_n;
                                                                           output_ex = 0 ;
logic [38:0] P;
                                                                           rest();
                                                                 for (i=0; i < 1000; i = i+1)
integer correct_counter = 0;
                                                                    A = $urandom_range(10, 524288);
integer error_counter = 0;
                                                                    B = $urandom_range(10, 262144);
logic [38:0] output_ex;
                                                                    C = $urandom_range(10, 52428800);
                                                                    D = $urandom_range(10, 262144);
DSP dut (
                                                                    output ex = ((D+B)*A)+C;
          .clk(clk),
                                                                    @(negedge clk );
                                                                    @(negedge clk );
          .rst_n(rst_n),
                                                                    @(negedge clk );
         D(D),
                                                                    @(negedge clk );
          .A(A),
                                                                    check_result(output_ex);
          .B(B),
          .C(C),
          .P(P)
                                                                           $display ("error_counter = %0d " ,error_counter );
                                                                           $display ("correct_counter = %0d " ,correct_counter );
                                                                           $stop ;
     always #10 clk = ~clk;
```

```
task check_result(input [38:0] expected_result );

@(negedge clk );

if(expected_result != P )

begin
    error_counter = error_counter +1;

$display (":error");
    end
    else
    correct_counter = correct_counter + 1;

endtask

task rest ();

rst_n = 1;

#1

rst_n = 0;
    check_result(0);

rst_n = 1;

endtask

endtask
```

IV. Do file

```
vlib work
vlog DSP.v DSP_tb.sv +cover -covercells
vsim -voptargs=+acc work.DSP_tb -cover
add wave *
coverage save DSP_tb.ucdb -onexit
run -all
coverage exclude -du DSP -togglenode C
coverage exclude -du DSP -togglenode C_reg
coverage exclude -du DSP -togglenode mult_out
coverage exclude -du DSP -togglenode P
```

V. Waveform





VI. Coverage

1- Branch

2- Statement

5- D_FF

I. Design

```
C: > Users > CS > Downloads > dff > ≡ dff.v
      module dff#(parameter USE_EN = 1)(clk, rst, d, q, en);
      input clk, rst, d, en;
      output reg q;
      always @(posedge clk) begin
          if (rst)
            q <= 0;
        begin
            if(USE_EN)
             begin
 11
                if (en)
                   q <= d;
                  q <= q;
            ena
 16
                q <= d;
       endmodule
```

II. Verification plan for the two testbench

1	LABEL	Description	Stimulus Generation	Function check
2	case_1	when the reset is asserted . The output C value must be low && valid must be equal 0 $$	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3	case_2	Verifying when the d= 1 && en = 0	directed during the simulation	A checker in the testbench to make sure the output is correct
4	case_3	Verifying when the d= 1 && en = 1	directed during the simulation	A checker in the testbench to make sure the output is correct
5	case_4	Verifying when the $d=0$ && en = 0	directed during the simulation	A checker in the testbench to make sure the output is correct
6	case_5	Verifying when the d= 0 && en = 1	directed during the simulation	A checker in the testbench to make sure the output is correct
7				

III. Testbench1

```
C: > Users > CS > Downloads > dff > ≡ dff_t1.sv
                                                                    33
      module dff_t1 #(parameter USE_EN = 1)();
                                                                                    en = 1;
          logic clk;
logic rst;
                                                                                    d = 1;
                                                                                    check result(1);
                                                                                    en = 0;
      integer correct_counter = 0;
      integer error counter = 0;
                                                                                    d = 0;
                                                                                    check result(1);
      dff #(.USE EN(USE EN)) du1 (
               .clk(clk),
               .rst(rst),
               .d(d),
                                                                                    en = 1;
               .q(q),
                                                                                    d = 0;
               .en(en)
                                                                                    check result(0);
           always #20 clk = \sim clk;
                                                                                    $display (" testbench 1 " );
                                                                                    $display ("error counter = %0d " ,error counter );
                   clk = 0;
                   en = 0;
                                                                                    $display ("correct counter = %0d " ,correct_counter );
                   d = 0;
                                                                                    $stop ;
                   rest();
                   en = 0;
                   d = 1;
                                                                                end
                   check_result(0);
```

IV. Testbench2

```
module dff_t2 #(parameter USE_EN = 0)();
    logic clk;
logic rst;
logic d;
logic q;
                                                                  en = 1;
                                                                   d = 1;
                                                                   check result(1);
    logic en
                                                                  en = 0;
integer correct_counter = 0;
integer error_counter = 0;
                                                                  d = 0;
                                                                   check result(0);
dff #(.USE_EN(USE_EN)) du2(
         .rst(rst),
         .d(d),
                                                                  en = 1;
         .q(q),
         .en(en)
                                                                  d = 0;
                                                                  check result(0);
    always #20 clk = \sim clk;
    initial
                                                                   $display (" testbench 2 " );
              clk = 0;
                                                                  $display ("error_counter = %0d " ,error_counter );
              en = 0;
              d = 0;
                                                                  $display ("correct counter = %0d " ,correct counter );
              rest();
                                                                  $stop ;
              en = 0;
              check_result(1);
                                                               end
```

```
task check_result(input
                                        expected result
                                                          );
                 @(negedge clk );
                  if(expected_result != q )
                          $display (":error");
                          error counter = error counter +1;
                     else
                          correct_counter = correct_counter + 1;
             endtask
             task rest ();
                 rst = 0;
76
                 rst = 1;
                 check_result(0);
79
                 rst = 0;
             endtask
     endmodule
84
```


V. Do file

```
vlib work
vlog dff.v dff_t1.sv +cover -covercells
vsim -voptargs=+acc work.dff_t1 -cover
add wave *
coverage save dff t1.ucdb -onexit
run -all
quit -sim
vlib work
vlog dff.v dff t2.sv +cover -covercells
vsim -voptargs=+acc work.dff_t2 -cover
add wave *
coverage save dff_t2.ucdb -onexit
run -all
quit -sim
vcover merge dff_merged.ucdb dff_t1.ucdb dff_t2.ucdb -du dff
vcover report dff_merged.ucdb -details -all -output coverage.txt
```

VI. Waveform for testbench1



VII. Waveform for testbench2



VIII. Total Coverage

1- Branch

```
Statement Coverage:
   Enabled Coverage
                                              Misses % Covered
   Stmts
                                                   0 100.0
======Statement Details=====
Statement Coverage for file dff.v --
                                                module dff#(parameter USE_EN = 1)(clk, rst, d, q, en
                                                input clk, rst, d, en;
                                                output reg q;
                                                always @(posedge clk) begin
                                                  if (rst)
                                                  else
                                                  begin
                                                     if(USE_EN)
                                                     begin
                                                        if (en)
                                                         q <= d;
                                                       else
   14
                                                     end
                                                     else
                                                       q <= d;
   19
                                                  end
   20
                                                end
                                                endmodule
```

2- Statement

```
Branch Coverage:
      Enabled Coverage
                           Active
                                         Misses % Covered
                                   Hits
      Branches
                                             0
                                                 100.0
    45
    Branch Coverage for file dff.v --
46
              -----IF Branch-----
48
                                          Count coming in to IF
      6
                                     10
                                     2
                                            if (rst)
49
      6
                                                if (en)
      12
                                     6
                                                else
      14
   Branch totals: 3 hits of 3 branches = 100.0%
```

