Data Types & Constrained Random Assignment2

By: Mohamed Sayed Mohamed Soliman

Question 1

Write a module to test dynamic array data type and its predefined methods.

make sure the display statements are working as expected.

- declare two dynamic arrays dyn_arr1, dyn_arr2 of type int
- initialize dyn_arr2 array elements with (9,1,8,3,4,4)
- allocate six elements in array dyn_arr1
- initialize array dyn_arr1 with index as its value
- display dyn_arr1 and its size
- o Expected output: (0,1,2,3,4,5), 6
- delete array dyn_arr1
- reverse, sort, reverse sort and shuffle the array dyn_arr2 and display dyn_arr2 after using each method

1. Code of the design

```
module test_dynamic_array ;
     int dyn arr1 [];
     int dyn_arr2 [];
     initial begin
         dyn_arr1 = {9,1,8,3,4,4};
         dyn_arr2 = new[6];
         foreach(dyn arr2[j])
         begin
11
             dyn_arr2[j] = j;
         end
         foreach(dyn_arr2[j])
             $display("dyn_arr2[%0d] = %0d" , j , dyn_arr2[j] );
         $display("dyn_arr2 = %p" , dyn_arr2 );
         dyn arr1.reverse ;
         $display("reverse of dyn_arr1 = %p" , dyn_arr1 );
         dyn arr1.sort ;
24
         $display("sort of dyn_arr1 = %p" , dyn_arr1 );
         dyn arr1.rsort ;
         $display("reverse sort of dyn_arr1 = %p" , dyn_arr1 );
         dyn arr1.shuffle ;
         $display("shuffle of dyn_arr1 = %p" , dyn_arr1 );
     end
     endmodule
```

2. Result of the simulation

```
# dyn_arr2[0] = 0
# dyn_arr2[1] = 1
# dyn_arr2[2] = 2
# dyn_arr2[3] = 3
# dyn_arr2[4] = 4
# dyn_arr2[5] = 5
# dyn_arr2 = '{0, 1, 2, 3, 4, 5}
# reverse of dyn_arr1 = '{4, 4, 3, 8, 1, 9}
# sort of dyn_arr1 = '{1, 3, 4, 4, 8, 9}
# reverse sort of dyn_arr1 = '{9, 8, 4, 4, 3, 1}
# shuffle of dyn_arr1 = '{8, 4, 9, 1, 3, 4}
```

Question 2

> Counter

Parameters:

- I. WIDTH: width of the data_load and count_out ports (Valid values: 4, 6, 8, default:
 - 4)
 - Inputs:
 - 1. clk
 - 2. rst n (active low sync rst)
 - 3. load n (active low load)
 - 4. up down (When the input is high then increment counter, else decrement the counter)
 - 5. ce (enable signal to increment or decrement the counter depending on the up_down)
 - 6. data_load (load data to count_out output when the load signal is asserted)
 - Outputs:
 - 1. count out (counter output)
 - 2. max count (When the counter reaches the maximum value, this signal is high, else low)
 - 3. zero (When the counter reaches the minimum value, this signal is high, else low)

Requirements:

- Create a verification plan document based on your verification plan items to support your verification planning, an example of the document can be found in the link here. Please copy this document to have your own version
- II. Create a package that has a class with the following constraints
 - a. Constraint the reset to be deactivated most of the time
 - b. Constraint the load signal to be active 70% of the time
 - c. Constraint the enable signal to be active 70% of the time
- III. Create a testbench that randomize the data in a repeat block or for loop using the class object to use the above constraints. Make the testbench self-checking.

1. Code Design

```
module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
     input clk;
     input rst_n;
     input load_n;
     input up_down;
     input [WIDTH-1:0] data_load;
     output reg [WIDTH-1:0] count_out;
    output max_count;
    output zero;
     always @(posedge clk) begin
         if (!rst_n)
             count_out <= 0;</pre>
         else if (!load n)
             count_out <= data_load;</pre>
26
             if (up_down)
                 count_out <= count_out + 1;</pre>
                 count_out <= count_out - 1;</pre>
     assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
     assign zero = (count_out == 0)? 1:0;
    endmodule
```

2. Verification plan

	A B	C	D	E
1	Label _ Description	Stimulus Generation	Functio nal	Functionality Check
2	COUNTER_1 When the reset is asserted, the output counter value should be low	Directed at the start of the simulation	۱ -	A checker in the testbench to make sure the output is correct
3	COUNTER_2 When the load is asserted, the output count_out should take the value of the load_data input	Randomization	-	A checker in the testbench to make sure the output is correct
4	COUNTER_3 When the load is deasserted, ce is asserted and up_down is asserted the output count_out should take the old value	+1 Randomization		A checker in the testbench to make sure the output is correct
5	COUNTER_4 When the load is deasserted, ce is asserted and up_down is deasserted the output count_out should take the old value	e-1 Randomization	-	A checker in the testbench to make sure the output is correct
6				

3. Counter Package

```
package pack count;
                 class cla_count ;
                         parameter WIDTH = 8;
                         rand logic [WIDTH-1:0] data_load ;
                                                                                                                                      ce;
                                                                                                                                      up_down;
                                                                                                                                      load_n ;
                                                                                                                                      rst_n;
                          constraint enable {ce dist {1:/70 , 0:/30 } ; }
                          constraint d {up_down dist {1:/60 , 0:/40 } ; }
                          constraint load {load n dist {1:/30 , 0:/70 } ; }
                          constraint rst {rst_n dist {1:/99 , 0:/1 } ; }
                                   function void print ();
                                   \frac{1}{2} $\frac{1}{2}$ $\display("\data_load = \text{0h\%0h}, ce = \text{0h\%0h}, up_down = \text{0h\%0h}, load_n = \text{0h\%0h}, rst_n = \text{0h\%0h}, this.data_load_, this.ce_, this.up_down_, this.load_n_, this.rst_n = \text{0h\%0h}, rst_n = \text{0h\%0h}, rst_n = \text{0h\%0h}, up_down_, this.load_n_, this.rst_n = \text{0h\%0h}, up_down_, this.load_n_, this.rst_n = \text{0h\%0h}, up_down_, this.load_n_, this.loa
                                   endfunction
                                   endclass
```

4. Counter Testbench


```
import pack_count::*;
module counter_tb();
  parameter WIDTH = 8;
  logic clk;
logic rst_n;
 logic load n
 logic up_down
 logic [WIDTH-1:0] data_load ;
 logic max_count
logic zero ;
 logic [WIDTH-1:0] count_out;
  integer correct_counter = 0;
integer error_counter = 0;
logic [WIDTH:0] old_count_out ;
counter #(.WIDTH(WIDTH)) dut (
        .rst_n(rst_n),
        .load_n(load_n),
        .up_down(up_down),
        .ce(ce),
        .data_load(data_load),
        .max_count(max_count),
        .zero(zero),
        .count_out(count_out)
    );
    always #20 clk = \sim clk;
```


```
cla_count trans1 , trans2 ;
                                                            $display (" testbench 1 " );
                                                            $display ("error counter = %0d " ,error counter );
 initial begin
   c1k = 0;
                                                             $display ("correct counter = %0d " ,correct counter );
   trans1 = new ();
   rest ();
                                                           $stop ;
   for(i=0; i<1000 ;i=i+1) begin
     trans1.randomize();
                                                          end
     data load = trans1.data load ;
     ce = trans1.ce ;
     up down = trans1.up down ;
                                                          task check result rst(input [WIDTH:0] expected result );
     load n = trans1.load n;
                                                           @(negedge clk );
     rst n = trans1.rst n;
                                                           if(expected result != count out )
     if (!trans1.rst n)
         check result rst(0);
                                                                 $display (":error");
     else if (!trans1.load n)
                                                                 old count out = count out ;
         check result load(trans1.data load);
                                                                 error counter = error counter +1;
     else if(trans1.ce)
     begin
       if (trans1.up down)
         check result ce(old count out+1);
         check result ce(old count out-1);
                                                                 correct counter = correct counter + 1;
     end
     else
                                                                 old count out = count out ;
     begin
                                                              end
       check result ce(old count out);
                                                        endtask
     end
                   task check_result_load(input [WIDTH:0] expected_result );
             @(negedge clk );
             if(expected_result != count_out )
                        $display (":error");
                        old_count_out = count_out ;
100
                        error_counter = error_counter +1;
                   else
                        correct counter = correct counter + 1;
                        old count out = count out ;
        endtask
110
```

5. Do File

```
vlib work
vlog counter.v counter_tb.sv +cover -covercells
vsim -voptargs=+acc work.counter_tb -cover
add wave *
coverage save counter_tb.ucdb -onexit
run -all
```

6. Waveform





7. Transcript

```
# error_counter = 0
# correct_counter = 1000
```

8. Code Coverage

```
=== File: counter.v
Statement Coverage:
   Enabled Coverage
                               Active
                                           Hits Misses % Covered
   Stmts
                                                       0 100.0
Statement Coverage for file counter.v --
                                                    // Author: Kareem Waseem
                                                   // Course: Digital Verification using SV & UVM
                                                   // Description: Counter Design
                                                    module counter (clk ,rst_n, load_n, up_down, ce, data_load, count_out, max_count, zero);
                                                   parameter WIDTH = 4;
                                                    input clk;
   10
                                                    input rst n;
                                                    input load n;
   12
                                                    input up down;
                                                    input ce;
   14
                                                    input [WIDTH-1:0] data_load;
                                                   output reg [WIDTH-1:0] count out;
                                                   output max_count;
   17
                                                   output zero;
   18
```

```
Branch Coverage:
        Enabled Coverage
                                    Active
                                               Hits
                                                       Misses % Covered
53
54
        Branches
                                                        0 100.0
                                   =Branch Details==
    Branch Coverage for file counter.v --
              -----IF Branch----
                                             1000 Count coming in to IF
                                                7
707
                                                       if (!rst_n)
else if (!load_n)
else if (ce)
                                                        All False Count
    Branch totals: 4 hits of 4 branches = 100.0%
                              -----IF Branch----
    26
26
                                               196 Count coming in to IF
                                                        if (up_down)
else
    Branch totals: 2 hits of 2 branches = 100.0%
                   -----IF Branch-----
                                               906 Count coming in to IF
5 assign max count = (co
     32
32
32
                                                        assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
                                                        assign max_count = (count_out == {WIDTH{1'b1}})? 1:0;
                                                 901
    Branch totals: 2 hits of 2 branches = 100.0%
                      -----IF Branch----
                                               906
11
895
                                                        Count coming in to IF
                                                        assign zero = (count_out == 0)? 1:0;
assign zero = (count_out == 0)? 1:0;
    Branch totals: 2 hits of 2 branches = 100.0%
```


	loggie Coverage:				
102	Enabled Coverage	Active Hits	Misses % Co	vered	
103					
104	Toggle Bins	46 46	0	100.0	
105					
		======loggle Detalls=====			
107					
	Toggle Coverage for File	counter.v			
109					
110	Line	Node	1H->0L	0L->1H	"Coverage"
111 112	10	clk	1	1	100.00
L12 L13	11	rst n	1	1	100.00
114	12	load n	1	1	100.00
115	13	up down	1	1	100.00
116	14	ce	1	1	100.00
117	15	data load[7]	1	1	100.00
118	15	data load[6]	1	_ 1	100.00
119	15	data load[5]		_ 1	100.00
120	15	data load[4]	1	1	100.00
121	15	data load[3]	1	1	100.00
122	15	data load[2]	1	1	100.00
123	15	data load[1]	1	1	100.00
124	15	data_load[0]	1	1	100.00
125	16	count_out[7]	1	1	100.00
126	16	count_out[6]	1	1	100.00
127	16	count_out[5]	1	1	100.00
128	16	count_out[4]	1	1	100.00
129	16	count_out[3]	1	1	100.00
130	16	count_out[2]	1	1	100.00
131	16	count_out[1]	1	1	100.00
132	16	count_out[0]	1	1	100.00
133	17	max_count	1	1	100.00
134	18	zero	1	1	100.00
135					

101 Toggle Coverage:

Question 3

> ALSU

- 2) ALSU is a logic unit that can perform logical, arithmetic, and shift operations on input ports
- Input ports A and B have various operations that can take place depending on the value of the opcode.
- Each input bit except for the clk and rst will be sampled at the rising edge before any
 processing so a D-FF is expected for each input bit at the design entry.
- The output of the ALSU is registered and is available at the rising edge of the clock.



1. Code Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
    parameter INPUT_PRIORITY = "A";
    parameter FULL ADDER = "ON";
    input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
  input [2:0] opcode;
7 output reg [15:0] leds;
   reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
   reg [2:0] opcode reg, A reg, B reg;
wire invalid_red_op, invalid_opcode, invalid;
15 //Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
17 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
   assign invalid = invalid_red_op | invalid_opcode;
   always @(posedge clk or posedge rst) begin
        cin_reg <= 0;</pre>
       red_op_B_reg <= 0;</pre>
        red_op_A_reg <= 0;</pre>
        bypass_B_reg <= 0;
        bypass_A_reg <= 0;</pre>
        direction_reg <= 0;</pre>
        serial in reg <= 0;
       opcode_reg <= 0;
       A_reg <= 0;
       B_reg <= 0;
32
                 B_reg <= 0;
            end else begin
33
34
                 cin_reg <= cin;</pre>
                 red_op_B_reg <= red_op_B;</pre>
                 red_op_A_reg <= red_op_A;
                 bypass_B_reg <= bypass_B;</pre>
                 bypass_A_reg <= bypass_A;</pre>
                 direction_reg <= direction;</pre>
                 serial_in_reg <= serial_in;</pre>
40
41
                 opcode reg <= opcode;
42
                 A reg <= A;
43
                 B_reg <= B;
44
45
         end
47
         //leds output blinking
         always @(posedge clk or posedge rst) begin
            if(rst) begin
                 leds <= 0;
            end else begin
                   if (invalid)
                      leds <= ~leds;
                   else
55
                      leds <= 0;
         end
```

```
//ALSU output processing
always @(posedge clk or posedge rst) begin
 if(rst) begin
   out <= 0;
    if (invalid)
        out <= 0;
    else if (bypass_A_reg && bypass_B_reg)
     out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
    else if (bypass A reg)
     out <= A reg;
    else if (bypass B reg)
     out <= B_reg;
    else begin
        case (opcode)
            if (red_op_A_reg && red_op_B_reg)
            out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
            else if (red_op_A_reg)
              out <= |A reg;
            else if (red_op_B_reg)
              out <= |B_reg;
              out <= A_reg | B_reg;
          3'h1: begin
            if (red_op_A_reg && red_op_B_reg)
              out <= (INPUT PRIORITY == "A")? ^A reg: ^B reg; // fourth bug is to replace OR with XOR
            else if (red op A reg)
              out <= ^A_reg;
            else if (red_op_B_reg)
              out <= ^B reg;
              out <= A_reg ^ B_reg;</pre>
          3'h2:begin
                 if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                     out <= A_reg + B_reg + cin_reg ;</pre>
                     out <= A_reg + B_reg ;
          3'h3: out <= A_reg * B_reg;</pre>
            if (direction reg)
              out <= {out[4:0], serial_in_reg};</pre>
            else
              out <= {serial_in_reg, out[5:1]};</pre>
```

```
3'h5: begin

| if (direction_reg)
| out <= {out[4:0], out[5]};
| else
| out <= {out[0], out[5:1]};
| end
| default: out <= 0;
| endcase
| end
| end
| end
| end
| end
| end
```

2. Verification plan

	М	U	U	L
1	Label	Description	Stimulus Generation ona	Functionality Check
2	ALSU_1	When the reset is asserted, the output value should be low	Directed at the start of the	A checker in the testbench to make sure the output is correct
3	ALSU_2	When the invalid is asserted, the output should be low	Randomization -	A checker in the testbench to make sure the output is correct
4	ALSU_3	When the bypass_A is asserted, bypass_B is asserted and INPUT_PRIORITY = "A" the output count_out should take the A	Randomization -	A checker in the testbench to make sure the output is correct
5	ALSU_4	When the bypass_A is asserted and bypass_B is deasserted the output count_out should take the A	Randomization -	A checker in the testbench to make sure the output is correct
6	ALSU_5	When the bypass A is deasserted and bypass B is asserted the output count_out should take the B	Randomization	A checker in the testbench to make sure the output is correct
7	ALSU_6	test all the value of the opcode and the output for all case	Randomization	A checker in the testbench to make sure the output is correct
8				

3. ALSU Package

```
typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ; localparam MAXPOS = 3 ;
localparam MAXNEG = -4;
localparam zero = 0;
    class cla_ALSU ;
  rand logic signed [2:0] A, B ;
  rand reg_e opcode ;
  rand logic rst, cin, red
                           rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
      constraint rst_n {rst dist {0:/99 , 1:/1 } ; }
      constraint input_A {
   if ( (opcode == ADD ) || (opcode == MULT ) )
           A dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };
        else if (((opcode == XOR ) || (opcode == OR )) && (red_op_A == 1) && (red_op_B == 0)
           B == 0;
A dist {3'b001:/30, 3'b010:/30, 3'b100:/30, 3'b000:/5, 3'b011:/5, 3'b101:/5, 3'b110:/5, 3'b111:/5};
           A inside { [MAXNEG : MAXPOS] };
         constraint input_B {
          if ( (opcode == ADD ) || (opcode == MULT ) )
             B dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };
          else if (((opcode == XOR ) || (opcode == OR )) && (red_op_B == 1) && (red_op_A == 0) )
             B dist {3'b001:/30 , 3'b010:/30 , 3'b100:/30 , 3'b000:/5 , 3'b011:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 };
             B inside { [MAXNEG : MAXPOS] };
         constraint input_opcode {opcode dist {[0:5]:/90 , [6:7]:/10 } ; }
         constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10 } ; }
constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10 } ; }
      constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90 } ; }
      constraint input red op B {red op B dist {1:/10 , 0:/90 } ; }
      function void print ();
       $display("A = 0h%0h , B = 0h%0h , opcode = 0h%0h , rst = 0h%0h , cin = 0h%0h " , this.A , this.B , this.opcode , this.rst , this.cin );
       endclass
```

4. ALSU Testbench

```
import pack ALSU::*;
      module ALSU_tb();
        parameter WIDTH = 3;
        parameter INPUT_PRIORITY = "A";
        parameter FULL_ADDER = "ON";
        logic signed [2:0] A, B;
        logic [2:0] opcode;
                     clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
 11
 12
        logic [15:0] leds;
        logic signed [5:0] out;
        typedef enum {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
 16
        integer i ;
17
        integer correct_counter = 0;
18
        integer error counter = 0;
19
        logic [5:0] old_count_out;
 20
        logic invalid;
 21
        logic test;
 22
 23
        ALSU #(.INPUT_PRIORITY(INPUT_PRIORITY) , .FULL_ADDER(FULL_ADDER) ) dut (.*);
24
25
           always #10 clk = ~clk;
                                                                        = trans1.A
                                                                        = trans1.B
                                                                В
           cla_ALSU trans1 , trans2 ;
                                                                        = trans1.cin
                                                                red_op_A = trans1.red_op_A ;
        initial begin
                                                                red_op_B = trans1.red_op_B
          clk
                                                                bypass_A = trans1.bypass_A ;
           cin
                      = 0;
                                                                bypass_B = trans1.bypass_B
           red_op_A = 0;
33
                                                                direction = trans1.direction ;
           red_op_B = 0;
                                                                serial_in = trans1.serial_in ;
           bypass A = 0;
                                                                opcode = trans1.opcode
           bypass B = 0;
                                                                rst
                                                                       = trans1.rst
           direction = 0;
           serial in = 0;
                                                                golden_model ();
                      = 0;
          B
                      = 0;
           opcode
           trans1 = new();
                                                                $display ("error counter = %0d " ,error counter );
                                                                $display ("correct_counter = %0d " ,correct_counter );
                                                                #100;
45
           rest ();
           #10;
                                                              $stop ;
48
           repeat(1000000) begin
           assert(trans1.randomize());
```

```
task check_result (input logic signed [5:0] expected_result_out , input [15:0] expected_result_leds );
                                  @(negedge clk );
                                  @(negedge clk );
                                  if( (expected_result_out != out) && (expected_result_leds != leds) )
                                             $display (":error");
                                             old_count_out = out ;
error_counter = error_counter +1 ;
                                             test = 1 ;
                                             correct_counter = correct_counter + 1;
                                             old count out = out ;
task golden_model ();
                                                                                            task golden model ();
 invalid = (((red\_op\_A \mid red\_op\_B) \ \& \ (opcode[1] \mid opcode[2])) \mid \ (opcode[1] \ \& \ opcode[2]) \ ) \ ;
                                                                                              invalid = (((red\_op\_A \mid red\_op\_B) \ \& \ (opcode[1] \mid opcode[2])) \mid (opcode[1] \ \& \ opcode[2]) \ ) \ ;
 check result(0,0);
                                                                                              check result(0,0);
 else if (invalid)
                                                                                              else if (invalid)
 check result(0, 'hffff);
                                                                                              check result(0, 'hffff);
 else if(bypass_A && bypass_B)
                                                                                              else if(bypass_A && bypass_B)
   if (INPUT PRIORITY == "A")
                                                                                               if (INPUT PRIORITY == "A")
   check_result(A,0);
                                                                                               check_result(A,0);
                                                                                                 check_result(B,0);
     check_result(B,0);
 else if (bypass_A)
                                                                                              else if (bypass_A)
 check result(A,0);
                                                                                              check result(A,0);
 else if (bypass_B)
                                                                                              else if (bypass B)
```

check result(B,0); else begin case (opcode)

3'h0: begin

if (red op A && red op B)

check_result(|A,0);

if (INPUT_PRIORITY == "A")

check result(|B,0);

if (rst)

check result(B,0);

case (opcode) 3'h0: begin

if (red op A && red op B)

check result(|A,0);

check result(|B,0);


if (INPUT_PRIORITY == "A")

```
else if (red op A)
124
125
                  check_result(|A,0);
126
                  else if (red_op_B)
                  check_result(|B,0);
127
128
                  else
129
                  check result(A|B,0);
130
                end
131
                 3'h1: begin
132
                  if (red_op_A && red_op_B)
133
                  begin
                     if (INPUT PRIORITY == "A")
134
                     check_result(^A,0);
135
136
                       else
137
                       check result(^B,0);
138
                  end
139
                  else if (red op A)
140
                  check_result(^A,0);
                  else if (red op B)
141
142
                  check_result(^B,0);
143
                  else
                  check result(A^B,0);
144
145
                end
146
                3'h2: begin
                  if(FULL ADDER == "ON")
147
                       check result(A+B+cin,0);
148
149
                  else
150
                       check_result(A+B,0);
151
                  end
          3'h3: check_result(A*B,0);
          3'h4: begin
           if (direction)
           check_result({old_count_out[4:0], serial_in},0);
           else
           check_result({serial_in, old_count_out[5:1]},0);
          3'h5: begin
           if (direction)
           check_result({old_count_out[4:0], old_count_out[5]},0);
           else
           check_result({old_count_out[0], old_count_out[5:1]},0);
          end
        endcase
     endtask
170
      task rest ();
        rst = 1;
        #20
        rst = 0;
     endtask
176
     endmodule
```

5. Do File

```
1 vlib work
2 vlog ALSU.v ALSU_tb.sv +cover -covercells
3 vsim -voptargs=+acc work.ALSU_tb -cover
4 add wave *
5 coverage save ALSU_tb.ucdb -onexit
6 run -all
```

6. Waveform



7. Transcript

```
#
# error_counter = 0
# correct_counter = 1000000
```

8. Code Coverage

```
=== File: ALSU.v
    Statement Coverage:
       Enabled Coverage
                                Active
                                                  Misses % Covered
       Stmts
                                    49
                                            49
                                                      a
                                                           100.0
LØ
                    Statement Coverage for file ALSU.v --
                                                   module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, by
                                                   parameter INPUT_PRIORITY = "A";
                                                   parameter FULL_ADDER = "ON";
                                                   input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, dir
       4
                                                   input [2:0] opcode;
                                                   input signed [2:0] A, B;
                                                   output reg [15:0] leds;
                                                   output reg signed [5:0] out;
                                                   reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B
       10
                                                   reg [2:0] opcode_reg, A_reg, B_reg;
                                                   wire invalid_red_op, invalid_opcode, invalid;
       14
                                                   //Invalid handling
                                                   assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
                                         896366
       16
                                         856664
                                                   assign invalid = invalid_red_op | invalid_opcode;
       18
                                         494649
                                                   //Registering input signals
       20
                                        1997369
                                                   always @(posedge clk or posedge rst) begin
      Branch Coverage:
           Enabled Coverage
                                                    Hits
                                                             Misses % Covered
                                        Active
                                                                  0
           Branches
                                            30
                                                       30
                                                                        100.0
       Branch Coverage for file ALSU.v --
                            -----IF Branch-----
           22
                                                 1997369
                                                              Count coming in to IF
                                                                if(rst) begin
                                                   19911
                                                 1977458
                                                                end else begin
      Branch totals: 2 hits of 2 branches = 100.0%
                   ----IF Branch-----
                                                              Count coming in to IF
           49
                                                 2009908
           49
                                                                if(rst) begin
                                                   29921
           52
                                                 1513995
                                                                    if (invalid)
                                                                    else
                                                  465992
      Branch totals: 3 hits of 3 branches = 100.0%
```

29							
	FSM Coverage:						
1	Enabled Coverage	Active	Hits	Misses %	Covered		
2							
	FSMs				100.0		
4	States	0	0	0	100.0		
5	Transitions	•			100.0	-	
6	Toggle Coverage:						
7	Enabled Coverage	Active	Hits	Misses %	Covered		
8							
9	Toggle Bins	118	118	0	100.0		
9							
L :		=====Toggle D	etails=====			====	===
2							
	Toggle Coverage for File A	LSU.v					
4							
5	Line		Node	1H->	0L 0L	->1H	"Coverage"
6							
	4		serial_in		1	1	100.00
10	1		net		1	1	100 00