UVM

Assignment5

By: Mohamed Sayed Mohamed Soliman

Part #1

1- CODE Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
    parameter INPUT PRIORITY = "A";
    parameter FULL_ADDER = "ON";
    input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    input [2:0] opcode;
    input signed [2:0] A, B; // first bug -> we must put it signed
    output reg [15:0] leds;
    output reg signed [5:0] out; // second bug --> we must put it signed
    reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
    reg [2:0] opcode_reg;
    reg signed [2:0] A_reg, B_reg;
    wire invalid_red_op, invalid_opcode, invalid;
    assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
    assign invalid = invalid red op | invalid opcode;
    always @(posedge clk or posedge rst) begin
      if(rst) begin
        cin_reg <= 0;</pre>
        red_op_B_reg <= 0;</pre>
        red_op_A_reg <= 0;</pre>
        bypass_B_reg <= 0;
        bypass_A_reg <= 0;</pre>
        direction_reg <= 0;
        serial_in_reg <= 0;</pre>
        opcode_reg <= 0;
        A_reg <= 0;
        B reg <= 0;
            end else begin
32
33
                  cin_reg <= cin;
34
                  red_op_B_reg <= red_op_B;
35
                  red_op_A_reg <= red_op_A;
36
                  bypass B reg <= bypass B;
                  bypass_A_reg <= bypass_A;</pre>
37
                  direction reg <= direction;
38
                  serial_in_reg <= serial_in;
39
40
                 opcode reg <= opcode;
41
                 A_reg <= A;
                  B reg <= B;
42
43
44
         end
         //leds output blinking
45
         always @(posedge clk or posedge rst) begin
46
             if(rst) begin
47
48
                  leds <= 0;
49
             end else begin
                   if (invalid)
50
                       leds <= ~leds;</pre>
51
52
                   else
                       leds <= 0;
53
54
         end
55
```

```
always @(posedge clk or posedge rst) begin
       if(rst) begin
59
         if (invalid)
             out <= 0;
         else if (bypass_A_reg && bypass_B_reg)
          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
         else if (bypass_A_reg)
          out <= A_reg;
         else if (bypass_B_reg)
           out <= B_reg;
         else begin
             case (opcode_reg) // third bug is to used the opcode_reg  not the opcode
               3'h0: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
                 else if (red_op_A_reg)
                  out <= |A_reg;
                 else if (red_op_B_reg)
                   out <= |B_reg;
                   out <= A_reg | B_reg;
               3'h1: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
                 else if (red_op_A_reg)
                  out <= ^A_reg;
                 else if (red_op_B_reg)
                   out <= ^B_reg;
                   out <= A reg ^ B reg;
                  3'h2:begin
                        if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                            out <= A_reg + B_reg + cin_reg ;</pre>
 95
                        else
                            out <= A_reg + B_reg ;
                        end
                  3'h3: out <= A_reg * B_reg;</pre>
                  3'h4: begin
                    if (direction_reg)
                      out <= {out[4:0], serial_in_reg};</pre>
                    else
                      out <= {serial_in_reg, out[5:1]};</pre>
104
                 end
                  3'h5: begin
                    if (direction_reg)
                      out <= {out[4:0], out[5]};
                      out <= {out[0], out[5:1]};
              default : out <= 0 ;</pre>
               endcase
           end
      endmodule
```

2- Interface

```
interface ALSU_if (clk);
input clk;
logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2:0] opcode;
logic signed [2:0] A, B; // first bug --> we must put it signed
logic [15:0] leds;
logic signed [5:0] out;
endinterface
```

3- top module

```
import ALSU_test_pkg::*;
import uvm_pkg::*;
include "uvm_macros.svh"

module ALSU_top();
bit clk;

initial
begin
forever
if clk = ~clk;
end
ALSU_if ALSU_if (clk);

ALSU_if ALSU_if (clk), ALSU_if.rst , ALSU_if.red_op_A , ALSU_if.red_op_B , ALSU_if.bypass_A , ALSU_if.bypass_B , ALSU_if.direction , ALSU_if.serial_in , ALSU_if.opcode ,
initial
begin
initial
begin
| run_test("ALSU_test");
| end
endmodule
```

4- alsu test

```
package ALSU test pkg;
       import ALSU env pkg::*;
       import uvm pkg::*;
       `include "uvm macros.svh"
       class ALSU test extends uvm test;
          `uvm component utils(ALSU test)
         ALSU_env env;
          function new(string name = "ALSU_test" , uvm_component parent = null );
             super.new(name ,parent );
          endfunction
11
          function void build_phase(uvm_phase phase);
           super.build phase(phase);
           env = ALSU_env::type_id::create("env",this );
        endfunction
        task run phase(uvm phase phase);
         super.run phase(phase);
         phase.raise objection(this);
         #100 ; `uvm_info("run_phase", "Inside the ALSU test" , UVM_MEDIUM)
         phase.drop_objection(this);
        endtask:run_phase
       endclass
     endpackage
```

5- alsu env

```
package ALSU env pkg ;
1
        import uvm pkg::*;
        include "uvm macros.svh"
        class ALSU env extends uvm env;
           `uvm component utils(ALSU env)
           function new(string name = "ALSU env" , uvm component parent = null );
              super.new(name ,parent );
           endfunction
11
           function void build phase(uvm phase phase);
12
              super.build phase(phase);
13
           endfunction
14
        endclass
15
     endpackage
```

6- Transcript

```
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa_UVM] questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ALSU_test...
# UVM_INFO C:/Users/CS/Downloads/Karem Wasem Diploma/session5_Assignment/labl_ass5/ALSU_test.sv(21) @ 100: uvm_test_top [run_phase] Inside the ALSU tes
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 100: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# --- UVM Report Summary ---
# ** Report counts by severity
# UVM INFO : 5
# UVM WARNING : 0
# UVM_ERROR : 0
# UVM FATAL : 0
# ** Report counts by id
# [Questa UVM]
 [RNTST]
# [TEST_DONE]
# [run phase]
# ** Note: $finish
                    : C:/questasim64_10.4c/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
    Time: 100 ns Iteration: 54 Instance: /ALSU top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.4c/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh line 430
```

Part #2

1- CODE Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
    parameter INPUT PRIORITY = "A";
    parameter FULL_ADDER = "ON";
    input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    input [2:0] opcode;
    input signed [2:0] A, B; // first bug -> we must put it signed
    output reg [15:0] leds;
    output reg signed [5:0] out; // second bug --> we must put it signed
    reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
    reg [2:0] opcode_reg;
    reg signed [2:0] A_reg, B_reg;
    wire invalid_red_op, invalid_opcode, invalid;
    assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
    assign invalid = invalid red op | invalid opcode;
    always @(posedge clk or posedge rst) begin
      if(rst) begin
        cin_reg <= 0;</pre>
        red_op_B_reg <= 0;</pre>
        red_op_A_reg <= 0;</pre>
        bypass_B_reg <= 0;
        bypass_A_reg <= 0;</pre>
        direction_reg <= 0;
        serial_in_reg <= 0;</pre>
        opcode_reg <= 0;
        A_reg <= 0;
        B reg <= 0;
            end else begin
32
33
                  cin_reg <= cin;
34
                  red_op_B_reg <= red_op_B;
35
                  red_op_A_reg <= red_op_A;
36
                  bypass B reg <= bypass B;
                  bypass_A_reg <= bypass_A;</pre>
37
                  direction reg <= direction;
38
                  serial_in_reg <= serial_in;
39
40
                 opcode reg <= opcode;
41
                 A_reg <= A;
                  B reg <= B;
42
43
44
         end
         //leds output blinking
45
         always @(posedge clk or posedge rst) begin
46
             if(rst) begin
47
48
                  leds <= 0;
49
             end else begin
                   if (invalid)
50
                       leds <= ~leds;</pre>
51
52
                   else
                       leds <= 0;
53
54
         end
55
```

```
always @(posedge clk or posedge rst) begin
       if(rst) begin
59
         if (invalid)
             out <= 0;
         else if (bypass_A_reg && bypass_B_reg)
          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
         else if (bypass_A_reg)
          out <= A_reg;
         else if (bypass_B_reg)
           out <= B_reg;
         else begin
             case (opcode_reg) // third bug is to used the opcode_reg  not the opcode
               3'h0: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
                 else if (red_op_A_reg)
                  out <= |A_reg;
                 else if (red_op_B_reg)
                   out <= |B_reg;
                   out <= A_reg | B_reg;
               3'h1: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
                 else if (red_op_A_reg)
                  out <= ^A_reg;
                 else if (red_op_B_reg)
                   out <= ^B_reg;
                   out <= A reg ^ B reg;
                  3'h2:begin
                        if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                            out <= A_reg + B_reg + cin_reg ;</pre>
 95
                        else
                            out <= A_reg + B_reg ;
                        end
                  3'h3: out <= A_reg * B_reg;</pre>
                  3'h4: begin
                    if (direction_reg)
                      out <= {out[4:0], serial_in_reg};</pre>
                    else
                      out <= {serial_in_reg, out[5:1]};</pre>
104
                 end
                  3'h5: begin
                    if (direction_reg)
                      out <= {out[4:0], out[5]};
                      out <= {out[0], out[5:1]};
              default : out <= 0 ;</pre>
               endcase
           end
      endmodule
```

2- Interface

```
interface ALSU_if (clk);
input clk;
logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2:0] opcode;
logic signed [2:0] A, B; // first bug --> we must put it signed
logic [15:0] leds;
logic signed [5:0] out;
endinterface
```

3- top module

```
import ALSU_test_pkg::*;
import wm_pkg::*;
import wm_pkg::*;
include "uvm_macros.svh"

module ALSU_top();
bit clk;

initial
begin
forever
#1 clk = ~clk;
end
ALSU_if ALSUif (clk);
ALSU if (clk);
ALSU DUT (clk , ALSUif.rst , ALSUif.red_op_A , ALSUif.red_op_B , ALSUif.bypass_B , ALSUif.direction , ALSUif.serial_in , ALSUif.opcode ,

initial
begin
uvm_config_db#(virtual ALSU_if)::set(null , "uvm_test_top" , "ALSUif" , ALSUif );
run_test("ALSU_test");
end
end
```

4- alsu_test

```
package ALSU_test_pkg ;
  import ALSU env_pkg::*;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
  class ALSU test extends uvm test;
     `uvm component utils(ALSU test)
    ALSU env env;
    virtual ALSU if alsu test vif;
     function new(string name = "ALSU_test" , uvm_component parent = null );
        super.new(name ,parent );
     endfunction
     function void build phase(uvm phase phase);
      super.build phase(phase);
      env = ALSU env::type id::create("env",this );
      if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "ALSUif" , alsu_test_vif ))
   `uvm_fatal("run_phase" , "test - unable to get the virtual interface ");
      uvm_config_db#(virtual ALSU_if)::set (this , "*" , "CFG" , alsu_test_vif ) ;
   endfunction
   task run_phase(uvm_phase phase);
    super.run_phase(phase);
    phase.raise_objection(this);
    #100 ; `uvm_info("run_phase", "Inside the ALSU test" , UVM_MEDIUM)
    phase.drop objection(this);
   endtask:run phase
  endclass
```

5- alsu env

```
1
     package ALSU_env_pkg ;
       import ALSU driver pkg::*;
        import uvm_pkg::*;
        `include "uvm macros.svh"
        class ALSU env extends uvm env;
           `uvm component utils(ALSU env)
           ALSU driver ALSUdriver;
11
           function new(string name = "ALSU_env" , uvm_component parent = null );
12
13
              super.new(name ,parent );
           endfunction
14
           function void build_phase(uvm_phase phase);
              super.build phase(phase);
17
              ALSUdriver = ALSU driver::type id::create("ALSUdriver",this );
           endfunction
        endclass
     endpackage
21
```

6- alsu_driver

```
package ALSU driver pkg;
     import uvm_pkg::*;
      include "uvm_macros.svh"
     class ALSU_driver extends uvm_driver;
        `uvm_component_utils(ALSU_driver)
        virtual ALSU if alsu driver vif;
        function new(string name = "ALSU driver" , uvm component parent = null );
          super.new(name ,parent );
        endfunction
        function void build_phase(uvm_phase phase);
          super.build_phase(phase);
          if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "CFG" , alsu_driver_vif ) )
            `uvm_fatal("build_phase" , "driver - unable to get the virtual interface ") ;
        endfunction
        function void connect_phase(uvm_phase phase);
          super.build_phase(phase);
        endfunction
        task run_phase(uvm_phase phase);
          super.run_phase(phase);
          alsu_driver_vif.rst = 1;
          alsu driver vif.red op A = 0;
          alsu_driver_vif.red_op_B = 0;
          alsu_driver_vif.bypass_A = 0;
          alsu_driver_vif.bypass_B = 0;
          alsu driver vif.direction = 0;
          alsu driver vif.serial in = 0;
          alsu driver vif.opcode = 0;
          alsu_driver_vif.cin = 0;
          @(negedge alsu_driver_vif.clk );
          alsu driver vif.rst = 0;
33
                   forever
34
                   begin
35
                      @(negedge alsu driver vif.clk );
36
                       alsu driver vif.serial in = $random;
37
                       alsu driver vif.red op A = $random;
38
                       alsu driver vif.red op B = $random;
39
40
                       alsu driver vif.bypass A = $random;
                       alsu_driver_vif.bypass_B = $random;
41
                       alsu driver vif.direction = $random;
42
                       alsu driver vif.serial in = $random;
43
44
                       alsu_driver_vif.opcode = $random;
                       alsu driver vif.A = $random;
45
                       alsu driver vif.B = $random;
                       alsu driver vif.cin = $random;
47
48
                   end
49
                 endtask
           endclass
50
51
       endpackage
```

7- Transcript

```
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) % 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO werilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) % 0: reporter [Questa UVM] questa_uvm:init(+struct)
# UVM_INFO % 0: reporter [RITST] Running test ALSU_test...
# UVM_INFO % 0: wrm_test_top.env.ALSUdriver [UVM_DEFRECATED] build()/build_phase() has been called explicitly, outside of the phasing system. This usage of build is deprecated and may lead to unexpected behavior
# UVM_INFO (r./Users/CS/DownLoads/Karen Masem Diploma/sessionS_Assignment/lab2_assS/ALSU_test.sv(22) % 100: wrm_test_top_[rum_phase] Inside the ALSU test
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) % 100: reporter [TEST_DOME] 'run' phase is ready to proceed to the 'extract' phase
# --- UVM Report Summary ---
# # *** Report counts by severity
# UVM_INFO: 5
# UVM_RANING: 1
# UVM_FENCE: 0
# I REPORT counts by id
# [Questa_UVM] 2
# [RITST] 1
# [TEST_DOME] 1
# [UVM_FENCE: 0
# [UVM_FENCE:
```

Part #3

1- CODE Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
    parameter INPUT PRIORITY = "A";
    parameter FULL_ADDER = "ON";
    input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    input [2:0] opcode;
    input signed [2:0] A, B; // first bug -> we must put it signed
    output reg [15:0] leds;
    output reg signed [5:0] out; // second bug --> we must put it signed
    reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
    reg [2:0] opcode_reg;
    reg signed [2:0] A_reg, B_reg;
    wire invalid_red_op, invalid_opcode, invalid;
    assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
    assign invalid = invalid red op | invalid opcode;
    always @(posedge clk or posedge rst) begin
      if(rst) begin
        cin_reg <= 0;</pre>
        red_op_B_reg <= 0;</pre>
        red_op_A_reg <= 0;</pre>
        bypass_B_reg <= 0;
        bypass_A_reg <= 0;</pre>
        direction_reg <= 0;</pre>
        serial_in_reg <= 0;</pre>
        opcode_reg <= 0;
        A_reg <= 0;
        B reg <= 0;
             end else begin
32
33
                  cin_reg <= cin;
34
                  red_op_B_reg <= red_op_B;
35
                  red_op_A_reg <= red_op_A;
36
                  bypass B reg <= bypass B;
                  bypass_A_reg <= bypass_A;</pre>
37
                  direction reg <= direction;
38
                  serial_in_reg <= serial_in;
39
40
                 opcode reg <= opcode;
41
                 A_reg <= A;
                  B reg <= B;
42
43
44
         end
         //leds output blinking
45
         always @(posedge clk or posedge rst) begin
46
             if(rst) begin
47
48
                  leds <= 0;
49
             end else begin
                   if (invalid)
50
                       leds <= ~leds;</pre>
51
52
                   else
                       leds <= 0;
53
54
         end
55
```

```
always @(posedge clk or posedge rst) begin
       if(rst) begin
59
         if (invalid)
             out <= 0;
         else if (bypass_A_reg && bypass_B_reg)
          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
         else if (bypass_A_reg)
          out <= A_reg;
         else if (bypass_B_reg)
           out <= B_reg;
         else begin
             case (opcode_reg) // third bug is to used the opcode_reg  not the opcode
               3'h0: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
                 else if (red_op_A_reg)
                  out <= |A_reg;
                 else if (red_op_B_reg)
                   out <= |B_reg;
                   out <= A_reg | B_reg;
               3'h1: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
                 else if (red_op_A_reg)
                  out <= ^A_reg;
                 else if (red_op_B_reg)
                   out <= ^B_reg;
                   out <= A reg ^ B reg;
                  3'h2:begin
                        if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                            out <= A_reg + B_reg + cin_reg ;</pre>
 95
                        else
                            out <= A_reg + B_reg ;
                        end
                  3'h3: out <= A_reg * B_reg;</pre>
                  3'h4: begin
                    if (direction_reg)
                      out <= {out[4:0], serial_in_reg};</pre>
                    else
                      out <= {serial_in_reg, out[5:1]};</pre>
104
                 end
                  3'h5: begin
                    if (direction_reg)
                      out <= {out[4:0], out[5]};
                      out <= {out[0], out[5:1]};
              default : out <= 0 ;</pre>
               endcase
           end
      endmodule
```

2- Interface

```
interface ALSU_if (clk);
input clk;
logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2:0] opcode;
logic signed [2:0] A, B; // first bug --> we must put it signed
logic [15:0] leds;
logic signed [5:0] out;
endinterface
```

3- top module

```
import ALSU_test_pkg::*;
import wm_pkg::*;
import wm_pkg::*;
include "uvm_macros.svh"

module ALSU_top();
bit clk;

initial
begin
forever
#1 clk = ~clk;
end
ALSU_if ALSUif (clk);
ALSU if (clk);
ALSU DUT (clk , ALSUif.rst , ALSUif.red_op_A , ALSUif.red_op_B , ALSUif.bypass_B , ALSUif.direction , ALSUif.serial_in , ALSUif.opcode ,

initial
begin
uvm_config_db#(virtual ALSU_if)::set(null , "uvm_test_top" , "ALSUif" , ALSUif );
run_test("ALSU_test");
end
end
```

4- alsu test

```
package ALSU_test_pkg ;
  import ALSU_env_pkg::*;
  import ALSU_config_pkg::*;
  import uvm_pkg::*;
  include "uvm_macros.svh"
  class ALSU_test extends uvm_test;
     `uvm component utils(ALSU test)
   ALSU_env env;
   ALSU_config alsu_config_obj_test;
    function new(string name = "ALSU_test" , uvm_component parent = null );
       super.new(name ,parent );
    endfunction
     function void build_phase(uvm_phase phase);
     super.build_phase(phase);
     env = ALSU_env::type_id::create("env",this );
     alsu_config_obj_test = ALSU_config::type_id::create("alsu_config_obj_test");
     if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "ALSUif" , alsu_config_obj_test.alsu_config_vif ))
        uvm_fatal("run_phase" , "test - unable to get the virtual interface ");
     uvm_config_db#(ALSU_config)::set (this , "*" , "CFG" , alsu_config_obj_test );
   task run_phase(uvm_phase phase);
   super.run_phase(phase);
   phase.raise_objection(this);
   #100 ; `uvm_info("run_phase", "Inside the ALSU test" , UVM_MEDIUM)
   phase.drop_objection(this);
  endtask:run_phase
  endclass
```

5- alsu env

```
1
     package ALSU_env_pkg ;
       import ALSU_driver_pkg::*;
        import uvm pkg::*;
        `include "uvm macros.svh"
        class ALSU env extends uvm env;
           `uvm_component_utils(ALSU_env)
           ALSU driver ALSUdriver;
11
           function new(string name = "ALSU_env" , uvm_component parent = null );
12
13
              super.new(name ,parent );
14
           endfunction
15
           function void build_phase(uvm_phase phase);
17
              super.build_phase(phase);
              ALSUdriver = ALSU driver::type id::create("ALSUdriver",this );
           endfunction
        endclass
     endpackage
21
```

6- alsu_driver

```
package ALSU driver pkg;
      import uvm_pkg::*;
      import ALSU_config_pkg::*;
      include "uvm_macros.svh"
      class ALSU driver extends uvm driver;
         uvm component utils(ALSU driver)
        virtual ALSU if alsu driver vif;
        ALSU_config alsu_config_obj_driver;
        function new(string name = "ALSU_driver" , uvm_component parent = null );
           super.new(name ,parent );
        endfunction
        function void build_phase(uvm_phase phase);
           super.build phase(phase);
           if(!uvm_config_db#(ALSU_config)::get (this , "" , "CFG" , alsu_config_obj_driver ) )
             `uvm_fatal("build_phase" , "driver - unable to get the virtual interface ") ;
15
16
        endfunction
        function void connect_phase(uvm_phase phase);
          super.build_phase(phase);
19
          alsu_driver_vif = alsu_config_obj_driver.alsu_config_vif;
20
        endfunction
                task run phase(uvm phase phase) ;
  22
  23
                    super.run phase(phase);
  24
                    alsu driver vif.rst = 1;
                    alsu driver vif.red op A = 0;
  25
  26
                    alsu_driver_vif.red_op_B = 0 ;
                    alsu driver vif.bypass A = 0;
  27
                    alsu_driver_vif.bypass_B = 0;
  29
                    alsu driver vif.direction = 0;
                    alsu driver vif.serial in = 0;
                    alsu driver vif.opcode = 0;
  31
  32
                    alsu driver vif.A = 0;
  33
                    alsu driver vif.B = 0;
  34
                    alsu driver vif.cin = 0;
                    @(negedge alsu driver vif.clk ) ;
                    alsu_driver_vif.rst = 0;
  37
                    forever
                    begin
  39
                       @(negedge alsu driver vif.clk );
                        alsu_driver_vif.serial_in = $random;
  40
                        alsu driver vif.red op A = $random;
  41
  42
                       alsu driver vif.red op B = $random;
  43
                        alsu_driver_vif.bypass_A = $random;
  44
                        alsu_driver_vif.bypass_B = $random;
  45
                        alsu driver vif.direction = $random;
                        alsu driver vif.serial in = $random;
  46
                        alsu driver vif.opcode = $random;
  47
                        alsu_driver_vif.A = $random;
  48
  49
                       alsu driver vif.B = $random;
                        alsu driver vif.cin = $random;
  51
                   endtask
             endclass
  54
         endpackage
```

7- alsu_config_obj

```
package ALSU config pkg;
 2
        import uvm pkg::*;
        include "uvm macros.svh"
4
        class ALSU_config extends uvm_object;
           `uvm object utils(ALSU config)
           virtual ALSU_if alsu_config_vif ;
           function new(string name = "ALSU_config");
10
              super.new(name);
11
           endfunction
12
        endclass
13
14
```

8- Transcript