# Data Types & Constrained Random Assignment2\_extra

By: Mohamed Sayed Mohamed Soliman

# Question 1

- Write the SystemVerilog code to:
- 1. Declare a 2-state array, my array, that holds four 12-bit values
- 2. initialize my\_array in initial block so that:
  - my array[0] = 12'h012
  - my\_array[1] = 12'h345
  - my\_array[2] = 12'h678
  - my\_array[3] = 12'h9AB
- 3. Traverse my\_array and print out bits [5:4] of each 12-bit element
  - Using a for loop
  - Using a foreach loop

# 1. Code of the design

```
module test_dynamic_array_extra;

bit [11:0] my_array [0:3];

integer i;

initial begin

my_array = '{12'h012 , 12'h345 , 12'h678 , 12'h9AB };

$display("print bt using foreach");

foreach(my_array[j])

begin

$display("my_array[%0d][5:4] = %b", j , my_array[j][5:4] );

end

$display("print bt using for loop");

for( i = 0 ; i < 4 ; i = i+1)

begin

$display("my_array[%0d][5:4] = %b", i , my_array[i][5:4] );

end

end

end

end

end

end</pre>
```

# 2. Result of the simulation

```
# print bt using foreach
# my_array[0][5:4] = 01
# my_array[1][5:4] = 00
# my_array[2][5:4] = 11
# my_array[3][5:4] = 10
# print bt using for loop
# my_array[0][5:4] = 01
# my_array[1][5:4] = 00
# my_array[2][5:4] = 11
# my_array[3][5:4] = 11
```

# Question 2

# > ALU

- Create a package in a file that has the following
  - typedef enum for the opcode
  - Create a class to randomize all ALU inputs
    - Constraint the reset to be low most of the time
    - Use the typedef enum to declare the opcode variable of the class
- Create another file that has the testbench module
  - Import the above package
  - Use the typedef enum for the opcode variable
  - Your testbench will use constrained randomization to drive the stimulus inside of a repeat block
  - Make the testbench self-checking using a check\_result task
  - Monitor the output to display errors if occurred
  - Use a do file to run the testbench
  - Generate a code coverage report (100% design code coverage is expected. Less than100% must be justified.)

1. Code Design

```
module ALU_4_bit (
           input clk,
input reset,
input [1:0] Opcode, // The opcode
input signed [3:0] A, // Input data A in 2's complement
input signed [3:0] B, // Input data B in 2's complement
           output reg signed [4:0] C // ALU output in 2's complement
          reg signed [4:0]
                                   Alu_out; // ALU output in 2's complement
                                 Add
                                                    = 2'b00; // A + B
                                                    = 2'b01; // A - B
                                Sub
                                                    = 2'b10; // ~A
                                Not_A
          localparam
                                ReductionOR_B = 2'b11; // |B
14
          always @* begin
             case (Opcode)
                Add:
                                    Alu_out = A + B;
                 Sub:
                                    Alu_out = A - B;
                                    Alu_out = \sim A;
                 Not_A:
                 ReductionOR_B: Alu_out = |B;
                 default: Alu_out = 0;
          always @(posedge clk or posedge reset) begin
             if (reset)
              C <= 5'b0;
               C<= Alu_out;</pre>
      endmodule
```

## 2. Verification plan

1	LABEL	Description <b>▼</b>	Stimulus Generation	Function check
2	alu_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3	alu_2	The test runs for 2000 iterations. For each iteration, random values to A ,B and opcode	Randomization	A checker in the testbench to make sure the output is correct
4				

### 3. alu Package

```
package pack_ALU;
typedef enum logic [1:0] {Add , Sub , Not_A , ReductionOR_B } reg_e;

localparam MAXPOS = 7 ;
localparam MAXNEG = -8;
localparam zero = 0;

class cla_ALU;
    rand logic signed [3:0] A, B;
    rand reg_e Opcode;
    rand logic reset;

constraint rst_n {reset dist {0:/99 , 1:/1 };}

constraint input_opcode {Opcode dist {[0:3]:/100 };}

function void print ();
    $display("A = 0h%0h , B = 0h%0h , Opcode = 0h%0h , reset = 0h%0h " , this.A , this.B , this.Opcode , this.reset );
endfunction
endclass

endpackage
```

### 4. alu Testbench

```
module ALU_4_bit_tb ();
    localparam MAXPOS = 7 ;
    localparam MAXNEG = -8;
    logic clk;
    logic reset;
    logic [1:0] Opcode;
logic signed [3:0] A;
    logic signed [3:0] B;
    logic signed [4:0] C;
                                       = 2 boo; // A + B
                        Add
   localparam
                        Sub
                                       = 2 b01; // A - B
   localparam
                        Not A
                                       = 2 b10; // ~A
                        ReductionOR_B = 2*b11; // |B
    logic [4:0] no_case;
    integer correct_counter = 0;
    integer error_counter = 0;
ALU_4_bit dut (
        .clk(clk),
        .reset(reset),
        .Opcode(Opcode),
        .A(A),
        .B(B),
        .C(C)
    );
```

```
always #20 clk = ~clk;
         cla_ALU trans1 , trans2 ;
         initial
             begin
                 clk = 0;
                 A = 0;
41
42
                 B = 0;
                 Opcode = 0;
                 no case = 0;
44
                 trans1 = new();
                 rest();
                 for(i=0; i<2000 ;i=i+1) begin
47
                     trans1.randomize();
                        Α
                               = trans1.A
                                               ;
                               = trans1.B
                        Opcode = trans1.Opcode ;
                        reset = trans1.reset
                          if(reset)
                          begin
                              check_result(0);
                          end
                          else
                          begin
                        case (Opcode)
                          Add:
                                          check_result(A + B);
                          Sub:
                                          check_result(A - B);
                          Not A:
                                          check_result(~A);
                          ReductionOR B:
                                          check result(|B);
                                   check result(0);
                         default:
```

```
90
                task rest ();
91
92
                    reset
                           = 1
93
                    #20;
94
                    reset = 0
95
96
                endtask
97
98
      endmodule
99
```

### 5. Do File

```
:> Users > CS > Downloads > ass2_verification > ass2_Extra > ass2_alu > \ \ \ vlib work

2    vlog ALU_4_bit.v ALU_4_bit_tb.sv +cover -covercells

3    vsim -voptargs=+acc work.ALU_4_bit_tb -cover

4    add wave *

5    coverage save alu_tb.ucdb -onexit

6    run -all

7
```

### 6. Waveform



	1'h0 1'h0										L						
<b>∓</b> - <b>♦</b> Opcode	2'h0	2'h(	0						2'h3		(2	h0	2'h1				
<b>-</b> → A	4h1		4h	9	4'h6		4h1		4h2	4'he	(4	h4	4h7		4h1		4'h2
<b></b> → B	4'h1		4h	ıb )	4'hd		4'h4		4'h6	4'h9	4	he	4'h1		4'h9		4'h3
<b></b> → C	5'h01	5'h(	03	(5h14	}	5'h0:	3 (51	105	5 (5'h0:			(5'h02	2	5'h06	5 (51	h08	(5'h1f
I <b>⊞-</b> ∲ i	32'h00000792		32	h00	32'h(	0	32'h00		32'h00	32'h00	(3	2'h00	32'h0	0	32'h00.		32'h00
+- correct_counter	32'h00000792		32	h00	32'h(	0	32'h00		32'h00	32'h00	(3	2'h00	32'h0	0	32'h00.		32'h00
=- error_counter	32'h00000000	321	100	000000													

### 7. Transcript

```
error_counter = 0
correct_counter = 2000
** Note: $stop : ALU_4_bit_tb.sv(73)
```

### 8. Code Coverage

```
=== File: ALU_4_bit.v
Statement Coverage:
   Enabled Coverage
                               Active
                                                 Misses % Covered
    Stmts
                                                      0 100.0
     -----Statement Details-----
Statement Coverage for file ALU_4_bit.v --
                                                   module ALU_4_bit (
                                                       input clk,
                                                       input reset,
                                                       input [1:0] Opcode, // The opcode
input signed [3:0] A, // Input data A in 2's complement
                                                       input signed [3:0] B, // Input data B in 2's complement
                                                       output reg signed [4:0] C // ALU output in 2's complement
                                                      reg signed [4:0]
                                                                             Alu_out; // ALU output in 2's complement
                                                                         Add
                                                                                       = 2'b00; // A + B
                                                      localparam
                                                      localparam
                                                                                       = 2'b01; // A - B
                                                                         Sub
                                                      localparam
                                                                                        = 2'b10; // ~A
                                                                         Not A
                                                                         ReductionOR_B = 2'b11; // |B
                                                      localparam
```

```
Branch Coverage:
                                        Hits Misses % Covered
        Enabled Coverage
                                         6 0 100.0
        Branches
       Branch Coverage for file ALU_4_bit.v --
    -----CASE Branch-----
                                        2000 Count coming in to CASE
65 22 1
66 23 1
67 24 1
68 25 1
69 26 1
                                       521 Add: Alu_out = A + B;
497 Sub: Alu_out = A - B;
466 Not_A: Alu_out = ~A;
516 ReductionOR_B: Alu_out = |B;
E default: Alu_out = 0;
70 Branch totals: 4 hits of 4 branches = 100.0%
       1974 Count coming in to IF
32 1 29 if (reset)
34 1 1945 else
               -----IF Branch-----
    32
32
34
    Branch totals: 2 hits of 2 branches = 100.0%
```


92	Transitions	0	0	0	100	.0	
	Toggle Coverage:						
	Enabled Coverage	Active	Hits	Misses %	Cover	ed	
5							
	Toggle Bins	44	44	0	100	.0	
7							
	============	=====Toggle D	etails=====	======		======	
	Toggle Coverage for File	ALU_4_bit.v					
	Line		Node	1H->	·0L	0L->1H	"Coverage"
			clk		1		100.00
	<b>2</b> 3		reset		1 1	1 1	100.00 100.00
	4		Opcode[1]		1	1	100.00
	4		Opcode[0]		1	1	100.00
	5		A[3]		1	1	100.00
	5		A[2]		1	1	100.00
	5		A[1]		1	1	100.00
	5		A[0]		1	1	100.00
	6		B[3]		1	1	100.00
	6		B[2]		1	1	100.00
	6		B[1]		1	1	100.00
	6		B[0]		1	1	100.00
	8		C[4]		1	1	100.00
	8		C[3]		1	1	100.00
	8		C[2]		1	1	100.00
	8		C[1]		1	1	100.00
	8		C[0]		1	1	100.00
	12		Alu_out[4]		1	1	100.00
	12		Alu_out[3]		1	1	100.00
	12		ادا+بت بالم		4	1	100.00

# Question 3

# > FSM

### Ports:

Name	Туре	Size	Description			
x	Input	1 bit	Input sequence			
clk			Clock			
rst			Active high asynchronous reset			
у	1 bit Output that is HIGH when		Output that is HIGH when the sequence 010 is detected			
count	Output	10 bits	Outputs the number of time the pattern was detected			



### 1. Code Design

```
module FSM_010(clk, rst, x, y, users_count);
          parameter IDLE = 2'b00;
parameter ZERO = 2'b01;
                                                 42
                                                           always @(posedge clk or posedge rst) begin
          parameter ONE = 2'b10;
          parameter STORE = 2'b11;
                                                               if(rst) begin
          input clk, rst, x;
                                                                   cs <= IDLE;
          output y;
          output reg [9:0] users_count;
16
          reg [1:0] cs, ns;
                                                               else begin
          always @(*) begin
                                                                   cs <= ns;
              case (cs)
                   IDLE:
                        if (x)
                                                           end
                            ns = IDLE;
                            ns = ZERO;
                                                           always @(posedge clk or posedge rst) begin
                   ZERO:
                                                               if(rst) begin
                        if (x)
                            ns = ONE;
                                                                   users_count <= 0;
                            ns = ZERO;
                   ONE:
                        if (x)
                                                                   if (cs == STORE)
                            ns = IDLE;
                                                                       users count <= users_count + 1;
                            ns = STORE;
                                                               end
                   STORE:
                                                           end
                        if (x)
                            ns = IDLE;
                        else
                                                           assign y = (cs == STORE)? 1:0;
                            ns = ZERO;
                   default:
                                ns = IDLE;
                                                       endmodule
```

### 2. Verification plan

1	LABEL	Description	Stimulus Generation	Function check
2	alu_1	when the reset is asserted . The output C value must be low	directed at the start of the simulation	A checker in the testbench to make sure the output is correct
3	alu_2	The test runs for 10000000 iterations. For each iteration, random values to x and rst	Randomization	A checker in the testbench to make sure the output is correct
4				

### 3. FSM Package

#### 4. FSM Testbench

```
import pack_FSM::*;
module FSM_010_tb ();
   parameter IDLE = 2'b00;
    parameter ZERO = 2*b01;
    parameter ONE = 2'b10;
   parameter STORE = 2'b11;
    logic clk;
    logic rst;
    logic x ;
    logic y
    logic [9:0] users_count ;
    logic [9:0] counter;
    logic [1:0] cs;
    integer correct_counter = 0;
    integer error_counter = 0;
    FSM_010 dut (.*);
    always #20 clk = \sim clk;
    fsm_transaction trans1 , trans2 ;
```

```
29
         initial
             begin
                 clk = 0;
                 x = 0;
                 counter = 0;
                 cs = 0;
                 trans1 = new();
                 rest();
                 for(i=0; i<10000000 ;i=i+1) begin
                    trans1.randomize();
                       rst
                               = trans1.rst ;
                              = trans1.x
                       golden_model ();
                 $display ("error_counter = %0d " ,error_counter );
                 $display ("correct_counter = %0d " ,correct_counter );
                 $display ("counter = %0d " ,counter );
                 $stop ;
```

```
task golden_model ();
                                                                               ONE:
69
          if(rst)
                                                                                   if (x)
                                                                                   begin
               check_result(0 , 0);
                                                                                      cs = IDLE;
                                                                                      check result(0 , counter);
                                                                                   end
               case (cs)
                                                                                   begin
                    IDLE:
                                                                                      cs = STORE;
                        if (x)
                                                                                      check result(0 , counter);
                        begin
                             cs = IDLE;
                                                                                      @(negedge clk );
                             check_result(0 , counter);
                                                                                   end
                        end
                                                                               STORE:
                        else
                                                                                   if (x)
                        begin
                                                                                   begin
                             cs = ZERO;
                                                                                      counter = counter+1;
                             check result(0 , counter);
                                                                                      cs = IDLE;
                        end
                                                                                      @(negedge clk );
                    ZERO:
                                                                                      check_result(1, counter);
                        if (x)
                                                                                   end
                        begin
                             cs = ONE;
                             check_result(0 , counter);
                                                                                   begin
                        end
                                                                                       counter = counter+1;
                        else
                                                                                      cs = ZERO;
                        begin
                                                                                      @(negedge clk );
                             cs = ZERO;
                                                                                      check_result(1 , counter);
                             check result(0 , counter);
                        end
```

```
default:
126
                                    begin
                                IDLE;
                          check_result(0 , counter);
129
                     end
                 endcase
                @(negedge clk );
132
134
135
         endtask
                 task rest ();
rst = 0 ;
140
141
                     #1
                     rst =
                     #20;
                     rst = 0;
                 endtask
147
       endmodule
149
```

### 5. Do File

```
C: > Users > CS > Downloads > ass2_verification > ass2_Extra > FSM > \( \) run.do

1     vlib work

2     vlog FSM_010.v    pack_FSM.sv FSM_010_tb.sv +cover -covercells

3     vsim -voptargs=+acc work.FSM_010_tb -cover


4     add wave *

5     coverage save FSM_010_tb.ucdb -onexit

6     run -all

7
```

### 6. Waveform



### 7. Transcript

```
error_counter = 0
correct_counter = 10000000
```

### 8. Code Coverage

```
= File: FSM 010.v
Statement Coverage:
                                 Misses % Covered
  Enabled Coverage
Statement Coverage for file FSM_010.v --
                                   // Author: Kareem Waseem
                                   // Course: Digital Verification using SV & UVM
                                  //
// Description: 010-sequence-detector Design
                                   module FSM_010(clk, rst, x, y, users_count);
                                    parameter IDLE = 2'b00;
parameter ZERO = 2'b01;
                                    parameter ONE = 2'b10;
parameter STORE = 2'b11;
  14
                                    output reg [9:0] users_count;
                                    reg [1:0] cs, ns;
  18
                          11056410
                                    always @(*) begin
 Branch Coverage:
                                                   Misses % Covered
     Enabled Coverage
                                          Hits
                                Active
     Branches
                                    19
                                                             100.0
  Branch Coverage for file FSM_010.v --
             -----CASE Branch-----
                                        11056410 Count coming in to CASE
                                                              IDLE:
                                        2025055
     27
                                        4422563
                                                              ZERO:
                                        3410036
                                                              ONE:
     32
                                        1198755
                                                              STORE:
                                                   default: ns = IDLE;
 Branch totals: 5 hits of 5 branches = 100.0%
  -----IF Branch------
    23
                                                    Count coming in to IF
                                        2025055
                                                                  if (x)
                                        1012527
                                        1012528
                                                                  else
 Branch totals: 2 hits of 2 branches = 100.0%
```

20)		Transitions	9 /	Z	77.7	
205	Toggl	e Coverage:				
20 <mark>7</mark>	E	nabled Coverage	Active Hits	Misses %	Covered	
203						
20)	T-	oggle Bins	36 36	0	100.0	
21)						
211	=====	==============	=====Toggle Details==	-=======		====
212	_ ,					
213	ToggI	e Coverage for File F	-SM_010.V			
214 215		Line	No	ا ما ما	01 2411	"Coverage"
215		rtue	NO	de 1H->(	0F 0F->IH	Coverage
217		14		Х	1 1	100.00
218		14	r	st	1 1	100.00
219		14		lk	1 1	100.00
220		15	J.	У	1 1	100.00
221		16	users count[		1 1	100.00
222		16	users_count[	-	1 1	100.00
223		16	users count[		1 1	100.00
224		16	users_count[	5]	1 1	100.00
225		16	users_count[	5]	1 1	100.00
226		16	users_count[4	1]	1 1	100.00
227		16	users_count[	3]	1 1	100.00
228		16	users_count[:	2]	1 1	100.00
229		16	users_count[:	1]	1 1	100.00
230		16	users_count[	-	1 1	100.00
231		18	ns[:		1 1	100.00
232		18	ns[0		1 1	100.00
233		18	cs[:		1 1	100.00
234		18	cs[t	9]	1 1	100.00