# UVM

# Assignment6

By: Mohamed Sayed Mohamed Soliman

## 1- CODE Design

```
module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
    parameter INPUT_PRIORITY = "A";
    parameter FULL_ADDER = "ON";
    input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
    input [2:0] opcode;
    input signed [2:0] A, B; // first bug -> we must put it signed
    output reg [15:0] leds;
    reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
    reg [2:0] opcode_reg;
    reg signed [2:0] A_reg, B_reg;
    wire invalid_red_op, invalid_opcode, invalid;
    assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
    assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
    assign invalid = invalid red op | invalid opcode;
    always @(posedge clk or posedge rst) begin
     if(rst) begin
        cin_reg <= 0;</pre>
        red_op_B_reg <= 0;</pre>
        red_op_A_reg <= 0;</pre>
        bypass_B_reg <= 0;
        bypass_A_reg <= 0;</pre>
        direction_reg <= 0;</pre>
        serial_in_reg <= 0;</pre>
        opcode_reg <= 0;
        A_reg <= 0;
        B reg <= 0;
            end else begin
33
                  cin_reg <= cin;
                  red_op_B_reg <= red_op_B;
34
35
                  red_op_A_reg <= red_op_A;
                  bypass B reg <= bypass B;
36
                 bypass_A_reg <= bypass_A;</pre>
37
                 direction reg <= direction;
38
                  serial_in_reg <= serial_in;
39
                 opcode reg <= opcode;
40
                 A_reg <= A;
41
                 B_reg <= B;
42
43
         end
44
         //leds output blinking
45
         always @(posedge clk or posedge rst) begin
46
             if(rst) begin
47
                 leds <= 0;
48
49
             end else begin
                   if (invalid)
50
                       leds <= ~leds;</pre>
51
                   else
52
                       leds <= 0;
53
54
55
         end
```

```
always @(posedge clk or posedge rst) begin
       if(rst) begin
59
         if (invalid)
             out <= 0;
         else if (bypass_A_reg && bypass_B_reg)
          out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;</pre>
         else if (bypass_A_reg)
          out <= A_reg;
         else if (bypass_B_reg)
           out <= B_reg;
         else begin
             case (opcode_reg) // third bug is to used the opcode_reg  not the opcode
               3'h0: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? |A_reg: |B_reg; // third bug is to replace AND with OR
                 else if (red_op_A_reg)
                  out <= |A_reg;
                 else if (red_op_B_reg)
                   out <= |B_reg;
                   out <= A_reg | B_reg;
               3'h1: begin
                 if (red_op_A_reg && red_op_B_reg)
                   out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg; // fourth bug is to replace OR with XOR
                 else if (red_op_A_reg)
                  out <= ^A_reg;
                 else if (red_op_B_reg)
                   out <= ^B_reg;
                   out <= A reg ^ B reg;
                  3'h2:begin
                        if(FULL_ADDER == "ON") // fifth bug to add Cin operation in case of full adde
                            out <= A_reg + B_reg + cin_reg ;</pre>
 95
                        else
                            out <= A_reg + B_reg ;
                        end
                  3'h3: out <= A_reg * B_reg;</pre>
                  3'h4: begin
                    if (direction_reg)
                      out <= {out[4:0], serial_in_reg};</pre>
                    else
                      out <= {serial_in_reg, out[5:1]};</pre>
104
                 end
                  3'h5: begin
                    if (direction_reg)
                      out <= {out[4:0], out[5]};
                      out <= {out[0], out[5:1]};
              default : out <= 0 ;</pre>
               endcase
           end
      endmodule
```

# 2- Interface

```
interface ALSU_if (clk);
input clk;
logic rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
logic [2:0] opcode;
logic signed [2:0] A, B;
logic [15:0] leds;
logic signed [5:0] out;

modport DUT (input clk , rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in , opcode , A , B , output leds , out );
endinterface
```

# 3- top module

```
c > Users > CS > Downloads > Karem Wasem Diploma > session6_Assignmen > ALSU ? $\frac{1}{2} \text{ALSU_top.sv}$

import ALSU_test_pkg::*;

import wm_pkg::*;

include "uvm_macros.svh"

module ALSU_top();

bit clk;

initial

begin

clk = 0;

forever

#1 clk = ~clk;

end

ALSU if ALSUif (clk);

ALSU dut ( ALSUif.A, ALSUif.B, ALSUif.cin, ALSUif.serial_in, ALSUif.red_op_A, ALSUif.red_op_B, \
ALSU if ALSU dut ( ALSUif.bypass_A, ALSUif.bypass_B, ALSUif.clk, ALSUif.rst, ALSUif.direction, ALSUif.leds, ALSUif.out);

bind ALSU SVA sva(ALSUif.DUT);

initial

begin

uvm_config_db#(virtual ALSU_if)::set(null , "uvm_test_top" , "ALSUif" , ALSUif );

run_test("ALSU_test");

end

endmodule

endmodule
```

## 4- alsu\_test

```
package ALSU_test_pkg ;
       import ALSU_env_pkg::*;
       import ALSU_config_pkg::*;
        import ALSU seq reset pkg::*;
       import ALSU seq main pkg::*;
        import uvm pkg::*;
        include "uvm macros.svh"
       class ALSU test extends uvm test;
           `uvm_component_utils(ALSU_test)
          ALSU env env;
          ALSU_config alsu_config_obj_test;
          ALSU reset sequence reset sequence ;
          ALSU_main_sequence main_sequence;
           function new(string name = "ALSU_test" , uvm_component parent = null );
              super.new(name ,parent );
           endfunction
           function void build phase(uvm phase phase);
            super.build_phase(phase);
24
            env = ALSU env::type_id::create("env",this );
            alsu config obi test = ALSU config::type id::create("alsu config obi test");
          main_sequence = ALSU_main_sequence::type_id::create("main_sequence" );
          reset_sequence = ALSU_reset_sequence::type_id::create("reset_sequence");
          if(!uvm_config_db#(virtual ALSU_if)::get (this , "" , "ALSUif" , alsu_config_obj_test.alsu_config_vif )
             `uvm_fatal("run_phase" , "test - unable to get the virtual interface ") ;
          uvm_config_db#(ALSU_config)::set (this , "*" , "CFG" , alsu_config_obj_test );
        endfunction
        task run phase(uvm phase phase);
         super.run_phase(phase);
         phase.raise objection(this);
         `uvm_info("run_phase","reset assert" , UVM_LOW)
         reset sequence.start(env.agt.sqr);
         `uvm info("run phase","reset deassert" , UVM LOW)
         `uvm_info("run_phase","stimulus generation started" , UVM_LOW)
         main sequence.start(env.agt.sqr);
         `uvm_info("run_phase","stimulus generation ended" , UVM_LOW)
         phase.drop objection(this);
        endtask:run phase
       endclass
```

#### 5- alsu env

```
1
     package ALSU env pkg ;
       import ALSU agent pkg::*;
        import ALSU scoreboard pkg::*;
        import ALSU coverage pkg::*;
        import uvm pkg::*;
        `include "uvm macros.svh"
        class ALSU env extends uvm env;
11
           `uvm component utils(ALSU env)
12
13
           ALSU agent agt;
           ALSU scoreboard sb;
15
           ALSU coverage cov;
           function new(string name = "ALSU_env" , uvm_component parent = null );
17
              super.new(name ,parent );
           endfunction
19
21
           function void build phase(uvm phase phase);
              super.build phase(phase);
22
             agt = ALSU agent::type id::create("agt",this );
23
              sb = ALSU scoreboard::type id::create("sb",this );
24
              cov = ALSU coverage::type id::create("cov",this );
25
           endfunction
26
27
           function void connect phase(uvm phase phase);
29
              agt.agt ap.connect(sb.sb export);
              agt.agt ap.connect(cov.cov export);
           endfunction
        endclass
     endpackage
```

6- reset sequence

```
1
     package ALSU_seq_reset_pkg ;
        import ALSU seq item pkg::*;
        import uvm pkg::*;
        `include "uvm_macros.svh"
        class ALSU_reset_sequence extends uvm_sequence #(ALSU_seq_item);
           `uvm object utils(ALSU reset sequence)
10
11
           ALSU seq item seq item;
           function new(string name = "ALSU reset sequence" );
12
13
              super.new(name) ;
14
           endfunction
15
           task body:
16
              seq item = ALSU seq item::type id::create("seq item");
              start item(seq item);
17
              seq item.rst = 1;
18
19
              seq item.red op A = 0;
              seq item.red op B = 0;
20
              seq item.bypass A = 0;
21
              seq item.bypass B = 0;
22
              seq item.direction = 0;
23
24
              seq item.serial in = 0;
              seq item.opcode = 0 ;
25
              seq item.A = 0;
26
              seq item.B = 0;
27
              seq item.cin = 0;
28
29
              finish item(seq item);
31
           endtask
32
        endclass
     endpackage
```

#### 7- Main sequence

```
package ALSU seq main pkg;
        import ALSU_seq_item_pkg::*;
        import uvm_pkg::*;
        include "uvm_macros.svh"
8
        class ALSU main sequence extends uvm sequence #(ALSU seq item);
            `uvm_object_utils(ALSU_main_sequence)
11
           ALSU_seq_item seq_item;
           function new(string name = "ALSU_main_sequence" );
12
              super.new(name) ;
13
           endfunction
14
           task body:
              repeat(100000)
17
              begin
                 seq_item = ALSU_seq_item::type_id::create("seq_item");
                 start_item(seq_item);
                 assert(seq_item.randomize());
20
21
                 finish item(seq item);
           endtask
        endclass
     endpackage
```

#### 8- ALSU agent

```
package ALSU_agent_pkg ;
   import ALSU driver pkg::*;
   import ALSU sequencer pkg::*;
   import ALSU_monitor_pkg::*;
   import ALSU_config_pkg::*;
   import ALSU seq item pkg::*;
   import uvm_pkg::*;
   `include "uvm_macros.svh"
   class ALSU agent extends uvm agent;
      `uvm component utils(ALSU agent)
    ALSU driver driver;
     ALSU sequencer sqr;
     ALSU monitor mon ;
     ALSU_config ALSU_cfg;
     uvm_analysis_port #(ALSU_seq_item) agt_ap ;
      function new(string name = "ALSU_agent" , uvm_component parent = null );
         super.new(name ,parent );
     endfunction
```

```
function void build phase(uvm phase phase);
              super.build phase(phase);
26
              if(!uvm_config_db#(ALSU_config)::get (this , "" , "CFG" , ALSU_cfg ) )
              `uvm fatal("build phase" , "driver - unable to get the virtual interface ") ;
28
              driver = ALSU driver::type id::create("driver",this );
              sqr = ALSU sequencer::type id::create("sqr",this );
              mon = ALSU monitor::type id::create("mon",this );
              agt_ap = new("agt_ap" , this) ;
           endfunction
           function void connect_phase(uvm_phase phase);
             driver alsu driver vif = ALSU cfg.alsu config vif;
              mon.ALSU vif = ALSU cfg.alsu config vif ;
              driver.seg item port.connect(sqr.seg item export);
              mon.mon ap.connect(agt ap);
           endfunction
        endclass
42
     endpackage
```

#### 9- ALSU scoreboard

```
package ALSU scoreboard pkg;
        import ALSU_seq_item_pkg::*;
        import uvm pkg::*;
        `include "uvm_macros.svh"
        class ALSU scoreboard extends uvm scoreboard;
           `uvm_component_utils(ALSU_scoreboard)
           uvm analysis export #(ALSU seq item) sb export ;
           uvm tlm analysis fifo #(ALSU seq item) sb fifo ;
          ALSU_seq_item seq_item_cov ;
           logic [5:0] dataout_ref;
           logic [15:0] leds_ref;
             logic cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
             logic [2:0] opcode reg;
             logic signed [2:0] A reg, B reg;
             logic invalid red op, invalid opcode, invalid;
           int error count = 0;
           int correct_count = 0;
           function new(string name = "ALSU scoreboard" , uvm component parent = null );
              super.new(name ,parent );
           endfunction
           function void build phase(uvm phase phase);
              super.build phase(phase);
              sb_export = new("sb_export" , this) ;
              sb_fifo = new("sb_fifo" , this);
           endfunction
           function void connect_phase(uvm_phase phase);
             sb_export.connect(sb_fifo.analysis_export);
30
           endfunction
```

```
task run_phase(uvm_phase phase);
              super.run_phase(phase);
              forever
                 sb fifo.get(seq item cov);
                 ref_model(seq_item_cov);
                 if(seq_item_cov.out != dataout_ref && seq_item_cov.leds != leds_ref )
                 begin
                    <code>uvm_error("run_phase" , $sformatf("comparsion failed trasnsaction received by the dut %s shile \</code>
                     the reference out %ob" ,seq_item_cov.convert2string , dataout_ref ));
                    error count++;
                 begin
                    `uvm_info("run_phase" ,seq_item_cov.convert2string_stimulus() , UVM_HIGH ) ;
                    correct_count++ ;
                 end
             endtask
52
               task ref model(ALSU seq item seq item cov);
                    invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
                    invalid opcode = opcode_reg[1] & opcode_reg[2];
                    invalid = invalid_red_op | invalid_opcode;
                        fork
                             begin
                                 if(seq_item_cov.rst) begin
                                      cin_reg <= 0;</pre>
                                      red_op_B_reg <= 0;
                                      red_op_A_reg <= 0;</pre>
                                      bypass_B_reg <= 0;</pre>
                                      bypass A reg <= 0;
                                      direction_reg <= 0;</pre>
                                      serial in reg <= 0;
                                      opcode reg <= 0;
                                      A_reg <= 0;
                                      B_reg <= 0;
                                 end else begin
                                      cin_reg <= seq_item_cov.cin;</pre>
                                      red_op_B_reg <= seq_item_cov.red_op_B;</pre>
                                      red_op_A_reg <= seq_item_cov.red_op_A;</pre>
                                      bypass_B_reg <= seq_item_cov.bypass_B;</pre>
                                      bypass_A_reg <= seq_item_cov.bypass_A;</pre>
                                      direction reg <= seq item cov.direction;</pre>
                                      serial in reg <= seq item cov.serial in;
                                      opcode_reg <= seq_item_cov.opcode;</pre>
                                      A reg <= seq item cov.A;
                                      B reg <= seq item cov.B;
                                 end
                             end
```

```
83
                               begin
                                    if(seq item cov.rst) begin
                                         dataout ref <= 0;
                                    else begin
                                    if (invalid)
 88
                                    dataout_ref <= 0;
                                    else if (bypass_A_reg && bypass_B_reg)
                                    dataout_ref <= A_reg;</pre>
                                    else if (bypass_A_reg)
                                    dataout_ref <= A_reg;</pre>
93
                                    else if (bypass_B_reg)
                                    dataout_ref <= B_reg;</pre>
                                    else begin
                                         case (opcode_reg)
                                              3'h0: begin
                                              if (red_op_A_reg && red_op_B_reg)
                                              dataout ref <= A reg;
                                              else if (red op A reg)
                                              dataout_ref <= |A_reg;</pre>
                                              else if (red_op_B_reg)
104
                                              dataout ref <= |B reg;
                                              else
                                              dataout_ref <= A_reg | B_reg;</pre>
                                              end
                                              3'h1: begin
                                              if (red_op_A_reg && red_op_B_reg)
                                              dataout ref <=
                                                                ^A reg;
110
                                       else if (red_op_A_reg)
111
                                       dataout_ref <= ^A_reg;</pre>
                                       else if (red_op_B_reg)
                                       dataout_ref <= ^B_reg;</pre>
                                       else
116
                                       dataout_ref <= A_reg ^ B_reg;</pre>
                                       end
                                       3'h2:begin
                                           dataout_ref <= A_reg + B_reg + cin_reg ;</pre>
                                       3'h3: dataout_ref <= A_reg * B_reg;</pre>
                                       3'h4: begin
                                       if (direction reg)
                                       dataout_ref <= {dataout_ref[4:0], serial_in_reg};</pre>
                                       dataout_ref <= {serial_in_reg, dataout_ref[5:1]};</pre>
                                       end
                                       3'h5: begin
                                       if (direction_reg)
                                       dataout_ref <= {dataout_ref[4:0], dataout_ref[5]};</pre>
130
                                       dataout ref <= {dataout ref[0], dataout ref[5:1]};</pre>
                                   default : dataout_ref <= 0 ;
                                   endcase
136
                               end
                               end
```

```
join
if(seq_item_cov.rst) begin
leds_ref <= 0;
end else begin
if (invalid)
leds_ref <= ~leds_ref;
else
leds_ref <= 0;
end
endtask

function void report_phase(uvm_phase phase);
super.report_phase(phase);
'uvm_info("report_phase" ,$sformatf("total successful %0d " ,correct_count ) , UVM_MEDIUM );
'uvm_info("report_phase" ,$sformatf("total FAILED %0d " ,error_count ) , UVM_MEDIUM );
endfunction
endclass
endpackage
```

# 10-ALSU coverage

```
package ALSU_coverage_pkg ;
   import ALSU seq item pkg::*;
   import uvm_pkg::*;
   include "uvm macros.svh"
  class ALSU_coverage extends uvm_component;
      `uvm_component_utils(ALSU_coverage)
     uvm_analysis_export #(ALSU_seq_item) cov_export;
     uvm_tlm_analysis_fifo #(ALSU_seq_item) cov_fifo;
     ALSU seq item seq item cov;
      typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
      typedef enum {Or , Xor , Add , Mult , Shift ,Rotate} opcode_valid_e ;
      localparam MAXPOS = 3 ;
      localparam MAXNEG = -4;
      localparam zero = 0;
      covergroup cvr_gp ;
        A_cp : coverpoint seq_item_cov.A {
           bins A_data_0 = {0};
           bins A data max = {MAXPOS} ;
           bins A data min = {MAXNEG} ;
           bins A_data_default = default ;
           bins A_data_walkingones[] = {1, 2, -4} iff (seq_item_cov.red_op_A && !seq_item_cov.red_op_B);
       B_cp : coverpoint seq_item_cov.B {
           bins B data 0 = \{0\};
           bins B_data_max = {MAXPOS} ;
           bins B data min = {MAXNEG} ;
           bins B_data_default = default ;
           bins B_data_walkingones[] = {1, 2, -4} iff (!seq_item_cov.red_op_A && seq_item_cov.red_op_B);
```

```
ALU cp : coverpoint seq item cov.opcode {
                     bins Bins_shift[] = {SHIFT , ROTATE} ;
38
                     bins Bins_arith[] = {ADD , MULT} ;
                     bins Bins_bitwise[] = {OR , XOR} ;
39
                      illegal_bins Bins_invalid = {INVALID_6 , INVALID_7};
10
41
42
                   cin cp : coverpoint seq item cov.cin {
43
                     bins cin_data = \{0, 1\};
44
45
46
                   direction_cp : coverpoint seq_item_cov.direction {
47
                     bins direction_data = {0 , 1};
50
                   serial_in_cp : coverpoint seq_item_cov.serial_in {
                     bins serial_in_data = {0 , 1};
                   red_op_A_cp : coverpoint seq_item_cov.red_op_A {
                     bins red_op_A_LOW_data = {0};
56
                     bins red_op_A_HIGH_data = {1};
58
                   red op B cp : coverpoint seq item cov.red op B {
                     bins red_op_B_LOW_data = {0};
60
                     bins red op B HIGH data = {1};
61
62
      add_mult_cp1 : cross A_cp , B_cp , ALU_cp
             bins zero A add = binsof(ALU cp.Bins arith) && binsof(A cp.A data 0) && binsof(B cp.B data 0);
             bins max_pos_add = binsof(ALU_cp.Bins_arith) && binsof(A_cp.A_data_max) && binsof(B_cp.B_data_max);
             option.cross_auto_bin_max = 0;
      opcode cp2 : cross cin cp , direction cp , serial in cp , ALU cp ,red op A cp , red op B cp
             bins cin_add = binsof(cin_cp.cin_data) && binsof(ALU_cp.Bins_arith) intersect {ADD} ;
             bins serialin_shift = binsof(serial_in_cp.serial_in_data) && binsof(ALU_cp) intersect {SHIFT};
             bins direction_shift_rota = binsof(direction_cp) && binsof(ALU_cp.Bins_shift);
             option.cross_auto_bin_max = 0;
      or_xor_cp3 : cross A_cp , B_cp , ALU_cp , red_op_A_cp , red_op_B_cp
             bins or xor data A = binsof(ALU cp.Bins bitwise) && binsof(A cp.A data walkingones) && binsof(B cp.B data 0) \
              && binsof(red_op_B_cp.red_op_B_LOW_data) && binsof(red_op_A_cp.red_op_A_HIGH_data);
             bins or_xor_data_B = binsof(ALU_cp.Bins_bitwise) && binsof(B_cp.B_data_walkingones) && binsof(A_cp.A_data_0) \
             && binsof(red_op_A_cp.red_op_A_LOW_data) && binsof(red_op_B_cp.red_op_B_HIGH_data) ;
             option.cross auto bin max = 0;
```

```
INVALID_cp4 : cross ALU_cp , red_op_A_cp , red_op_B_cp
                bins Bins_shift_data = binsof(ALU_cp.Bins_shift) && ( binsof(red_op_B_cp.red_op_B_HIGH_data) || binsof(red_op_A_cp.red_op_A_HIGH_data) ); bins Bins_arith_data = binsof(ALU_cp.Bins_arith) && ( binsof(red_op_B_cp.red_op_B_HIGH_data) || binsof(red_op_A_cp.red_op_A_HIGH_data) );
                option.cross_auto_bin_max = 0;
        function new(string name = "ALSU_coverage" , uvm_component parent = null );
          super.new(name ,parent );
          cvr_gp=new();
         endfunction
         function void build_phase(uvm_phase phase);
          super.build_phase(phase);
          cov_export = new("cov_export" , this);
cov_fifo = new("cov_fifo" , this);
115
                       endfunction
116
                       function void connect_phase(uvm_phase phase);
117
                             super.connect phase(phase);
118
                            cov_export.connect(cov_fifo.analysis_export);
119
120
                       endfunction
121
122
                       task run phase(uvm phase phase);
                             super.run_phase(phase);
123
124
                             forever
125
                             begin
                                   cov fifo.get(seq item cov);
126
127
                                   cvr_gp.sample();
128
                             end
                       endtask
129
130
                  endclass
            endpackage
131
```

### 11- ALSU sequencer

```
package ALSU sequencer pkg ;
1
        import uvm_pkg::*;
        import ALSU seq item pkg::*;
        include "uvm macros.svh"
        class ALSU sequencer extends uvm sequencer #(ALSU seq item);
           `uvm component utils(ALSU sequencer)
           function new(string name = "ALSU sequencer", uvm component parent = null);
              super.new(name ,parent );
11
12
           endfunction
13
        endclass
14
15
     endpackage
```

#### 12-ALSU monitor

```
package ALSU monitor pkg;
       import uvm_pkg::*;
       import ALSU_seq_item_pkg::*;
       `include "uvm macros.svh"
       class ALSU monitor extends uvm monitor ;
          `uvm_component_utils(ALSU_monitor)
          virtual ALSU if ALSU vif;
          ALSU_seq_item seq_item;
          uvm analysis port #(ALSU seq item) mon ap ;
          function new(string name = "ALSU monitor" , uvm component parent = null );
             super.new(name ,parent );
          endfunction
          function void build phase(uvm phase phase);
             super.build phase(phase);
            mon_ap = new("mon_ap" , this) ;
          endfunction
          task run phase(uvm phase phase);
             super.run_phase(phase);
             forever
                seq item = ALSU seq item::type id::create("seq item");
29
                 @(negedge ALSU vif.clk );
                 seq item.serial in = ALSU vif.serial in ;
                 seq item.red op A = ALSU vif.red op A;
                 seq item.red op B = ALSU vif.red op B;
                 seq item.bypass A = ALSU vif.bypass A;
                 seq item.bypass B = ALSU vif.bypass B;
                 seq item.direction = ALSU vif.direction ;
                 seq item.serial in = ALSU vif.serial in ;
                 seq item.opcode = ALSU vif.opcode ;
                 seq item.A = ALSU vif.A;
                 seq item.B = ALSU vif.B;
                 seq item.cin = ALSU vif.cin;
42
                 mon ap.write(seq item);
                 `uvm_info("run_phase" ,seq_item.convert2string_stimulus() , UVM_HIGH )
44
             endtask
        endclass
     endpackage
```

# 13-alsu\_driver

```
package ALSU_driver_pkg ;
        import uvm pkg::*;
        import ALSU_seq_item_pkg::*;
        `include "uvm_macros.svh"
        class ALSU driver extends uvm_driver #(ALSU_seq_item);
            uvm component utils(ALSU driver)
           virtual ALSU if alsu driver vif;
          ALSU seq item seq item;
           function new(string name = "ALSU_driver" , uvm_component parent = null );
              super.new(name ,parent );
           endfunction
           task run_phase(uvm_phase phase);
              super.run phase(phase);
              alsu driver vif.rst = 1;
              alsu driver vif.red op A = 0;
              alsu driver vif.red op B = 0;
              alsu driver vif.bypass A = 0;
              alsu driver vif.bypass B = 0;
              alsu driver vif.direction = 0;
              alsu driver vif.serial in = 0;
              alsu_driver_vif.opcode = 0;
              alsu_driver_vif.A = 0;
              alsu driver vif.B = 0;
29
              alsu driver vif.cin = 0;
              @(negedge alsu driver vif.clk);
              alsu driver vif.rst = 0;
              forever
34
                 seq item = ALSU seq item::type id::create("seq item");
                 seq_item_port.get_next_item(seq_item);
                 @(negedge alsu_driver_vif.clk );
                 alsu driver vif.serial in = seq item.serial in ;
                 alsu_driver_vif.red_op_A = seq_item.red_op_A;
                 alsu driver vif.red op B = seq item.red op B;
                 alsu driver vif.bypass A = seq item.bypass A;
                 alsu_driver_vif.bypass_B = seq_item.bypass_B;
                 alsu driver vif.direction = seq item.direction;
44
                 alsu_driver_vif.serial_in = seq_item.serial_in ;
                 alsu_driver_vif.opcode = seq_item.opcode;
                 alsu_driver_vif.A = seq_item.A;
                 alsu driver vif.B = seq item.B;
                 alsu driver vif.cin = seq item.cin;
                             seq item port.item done();
                  `uvm info("run phase" ,seq item.convert2string stimulus() , UVM HIGH )
              end
             endtask
        endclass
```

# 14-ALSU seq\_item

```
package ALSU_seq_item_pkg ;
   import uvm_pkg::* ;
   include "uvm_macros.svh"
               `uvm_object_utils(ALSU_seq_item)
typedef enum logic [2:0] {OR , XOR , ADD , MULT , SHIFT , ROTATE , INVALID_6 , INVALID_7 } reg_e ;
typedef enum {Or , Xor , Add , Mult , Shift ,Rotate} opcode_valid_e ;
localparam MAXPOS = 3 ;
               localparam MAXNEG = -4;
              localparam zero = 0;
rand bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
rand bit [2:0] opcode;
rand bit signed [2:0] A, B;
logic [15:0] leds;
logic signed [5:0] out;
15
16
               constraint rst n {rst dist {0:/99 , 1:/1 } ; }
               constraint input_A {
  if ( (opcode == ADD ) || (opcode == MULT ) )
                    A dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };
                  else if (((opcode == XOR ) || (opcode == OR )) && (red_op_A == 1) && (red_op_B == 0) )
                    B == 0 ; \\ A \ dist \left\{ 3'b001:/30 \ , \ 3'b010:/30 \ , \ 3'b000:/5 \ , \ 3'b011:/5 \ , \ 3'b101:/5 \ , \ 3'b110:/5 \ , \ 3'b111:/5 \ \right\} ; \\
                    A inside { [MAXNEG : MAXPOS] } :
                 constraint input_B {
                  if ( (opcode == ADD ) || (opcode == MULT ) )
                     B dist { MAXPOS:/25 , MAXNEG:/25 , zero:/25 , {3'b010 , 3'b001 , 3'b111 , 3'b110 , 3'b101}:/25 };
                  else if (((opcode == XOR)) | (opcode == OR)) && (red op B == 1) && (red op A == 0))
                     B dist {3'b001:/30 , 3'b100:/30 , 3'b100:/30 , 3'b100:/5 , 3'b101:/5 , 3'b101:/5 , 3'b110:/5 , 3'b111:/5 };
                     B inside { [MAXNEG : MAXPOS] };
                 constraint input opcode {opcode dist {[0:3]:/45 , [4:5]:/50 ,[6:7]:/1 } ; }
                 constraint input_bypass_A {bypass_A dist {1:=90 , 0:=10 } ; }
                 constraint input_bypass_B {bypass_B dist {1:=90 , 0:=10
                 constraint input_red_op_A {red_op_A dist {1:/10 , 0:/90
                 constraint input_red_op_B {red_op_B dist {1:/10 , 0:/90 } ; }
            function new(string name = "ALSU_seq_item" );
              super.new(name );
           function string convert2string();
        return $sformatf ("%s , rst = %0d , serial_in = %0d , direction = %0d , cin = %0d , red_op_A = %0d , red_op_B = %0d , bypass_A = %0d \
, bypass_B = %0d , opcode = %0d , A = %0d , B = %0d , leds = %0d , out = %0d" , super.convert2string , rst , serial_in , \
         direction , cin , red_op_A , red_op_B , bypass_A , bypass_B , opcode , A , B , leds , out );
            function string convert2string_stimulus();
               return $sformatf ("rst = %0d , serial_in = %0d , direction = %0d , cin = %0d , red_op_A = %0d , red_op_B = %0d , bypass_A = %0d \
, bypass_B = %0d , opcode = %0d , A = %0d , B = %0d " , rst , serial_in , direction , cin , red_op_A , red_op_B \
                 , bypass_A , bypass_B , opcode , A , B );
        endclass
```

# 15-alsu\_config\_obj

```
package ALSU config pkg ;
 1
 2
        import uvm pkg::*;
        `include "uvm macros.svh"
 4
 5
        class ALSU config extends uvm object;
6
            `uvm object utils(ALSU config)
           virtual ALSU if alsu config vif;
           function new(string name = "ALSU config");
10
               super.new(name);
11
            endfunction
12
        endclass
13
14
```

#### 16- Do file

```
C: > Users > CS > Downloads > Karem Wasem Diploma > session6_Assignmen > ALSU > \( \) run.do

1     vlib work

2     vlog *v +cover

3     vsim -voptargs=+acc work.ALSU_top -classdebug -uvmcontrol=all -cover

4     add wave /ALSU_top/ALSUif/*

5     coverage save top.ucdb -onexit

6     run -all

7     quit -sim

8     vcover report top.ucdb -all -details -output coverage.txt
```

#### 17-Transcript

```
rime: 199702 ns | ruerauton: 2 | kegion: /uvm_pkg::uvm_uask_pnase::execute
  UVM INFO ALSU test.sv(44) @ 200004: uvm test top [run phase] stimulus generation ended
  UVM_INFO verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1268) @ 200004: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
  UVM INFO ALSU scoreboard.sv(160) @ 200004: uvm test top.env.sb [report phase] total successful 100002
# UVM_INFO ALSU_scoreboard.sv(161) @ 200004: uvm_test_top.env.sb [report_phase] total FAILED 0
  --- UVM Report Summary ---
# ** Report counts by severity
# UVM INFO : 10
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM FATAL : 0
# UVM FATAL :
# ** Report counts by id
  [Questa UVM]
  [RNTST]
  [TEST DONE]
# [report_phase]
# [run phase]
# ** Note: $finish : C:/questasim64 10.4c/win64/../verilog src/uvm-1.1d/src/base/uvm root.svh(430)
```

# 18- Waveform

| <b>∳</b> dk    | 1'h0     |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
|----------------|----------|----------|-----------|-------|--------|--------|------|------|------|--------|------|--------|------|------|-------|-------|
| √ rst          | 1'h0     |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
|                | 1'h0     |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
| red_op_A       | 1'h0     |          |           |       |        |        |      | 1    |      |        |      |        | 1    |      |       |       |
| red_op_B       | 1'h0     |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
| bypass_A       | 1'h1     |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
| bypass_B       | 1'h0     |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
| 🔷 direction    | 1'h0     |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
| 🔷 serial_in    | 1'h1     |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
| 🛨 🔷 opcode     | 3'h0     | (3'h4    | 3'h0      | 3'h4  | 3'h2   |        | 3'h0 | 3h3  | 3'h0 | 3'h5   | 3'h2 | 3h5    | 3'h3 | 3'h5 |       |       |
| <b>-</b> -     | 3'h3     | (3'h4    | 3'h0      | 3h1   | 3'h3   |        |      |      | 3h1  |        | 3'h3 |        |      |      | 3'h2  | 3     |
| <b>+-</b> -∳ B | 3'h7     | (3'h4    | 3h2       | 3'h0  |        |        | 3'h7 | 3'h0 | 3h2  | 3'h0   |      | 3h7    | 3h3  | 3h5  | 3'h7  | 3     |
| <b></b> ∳ leds | 16'h0000 | 16'h0000 |           |       |        |        |      |      |      |        |      |        |      |      | 16    | hffff |
| <b>⊕</b> ♦ out | 6'h03    | 6' (6'h  | 00 (6"h3c | 6'h00 | (6'h01 | (6'h03 |      |      |      | (6'h01 |      | (6'h0: | 3    |      | (6'h) | 00    |
|                |          |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |
|                |          |          |           |       |        |        |      |      |      |        |      |        |      |      |       |       |

# 19-Assertion

| <u>-</u> -                            |     |    |   |   |   |    |    |      |       |                                      |
|---------------------------------------|-----|----|---|---|---|----|----|------|-------|--------------------------------------|
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert(@(posedge ALSUif.clk) disa 🗸  |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns |       | assert( @(posedge ALSUif.clk) disa 🗸 |
| <u>→</u> /ALSU_top/dut/sva Concurrent | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
| <u>→</u> /ALSU_top/dut/sva Concurrent | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
| <u>→</u> /ALSU_top/dut/sva Concurrent | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
| <u>→</u> /ALSU_top/dut/sva Concurrent | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
| <u>→</u> /ALSU_top/dut/sva Concurrent | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
| <u>→</u> /ALSU_top/dut/sva Concurrent | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns |       | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 |   | 0B | 0B | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 | - | 0B | 0B | 0 ns |       | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       | SVA | on | 0 | 1 | - | 0B | OB | 0 ns | 0 off | assert( @(posedge ALSUif.clk) disa 🗸 |
|                                       |     |    |   |   |   |    |    |      |       |                                      |

# 20-Assertion coverage

| rvame           | Language | Enabled  | Log | Count | AtLeast | Limit | vveignt | Cmpit % | Cmpit graph | ıncıuaea | Memory | реак метогу | реак метогу тте | Cumulative Inreads |
|-----------------|----------|----------|-----|-------|---------|-------|---------|---------|-------------|----------|--------|-------------|-----------------|--------------------|
| /ALSU_top/dut/s | sva SVA  | <b>√</b> | Off | 15    | 1       | Unli  | 1       | 100%    |             | ✓        | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 14    | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 74    | 1       | Unli  | 1       | 100%    |             | <b>/</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 8     | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 15    | 1       | Unli  | 1       | 100%    |             | <b>/</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 96    | 1       | Unli  | 1       | 100%    |             | 1        | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 89    | 1       | Unli  | 1       | 100%    |             | <b>/</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 105   | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 114   | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 94    | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 89    | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 111   | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | <b>1</b> | Off | 512   | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 512   | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | <b>\</b> | Off | 18    | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 14    | 1       | Unli  | 1       | 100%    |             | <b>1</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | ✓        | Off | 25    | 1       | Unli  | 1       | 100%    |             | <b>-</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | ✓        | Off | 20    | 1       | Unli  | 1       | 100%    |             | ✓        | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | ✓        | Off | 17079 | 1       | Unli  | 1       | 100%    |             | <b>√</b> | 0      | 0           | 0 ns            | 0                  |
| /ALSU_top/dut/s | sva SVA  | 1        | Off | 1627  | 1       | Unli  | 1       | 100%    |             | <b>/</b> | 0      | 0           | 0 ns            | 0                  |

# 21-Code Coverage

```
Coverage Report by file with details
    == File: ALSU.v
      Enabled Coverage
                             Active
                            =Statement Details=
   Statement Coverage for file ALSU.v --
                                              //import pack_ALSU::*;
                                              module ALSU(A, B, cin, serial_in, red_op_A, red_op_B, opcode, bypass_A, bypass_B, clk, rst, direction, leds, out);
                                              parameter INPUT_PRIORITY = "A";
                                              parameter FULL_ADDER = "ON";
                                               input clk, rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
                                              input [2:0] opcode;
input signed [2:0] A, B; // first bug -> we must put it signed
output reg [15:0] leds;
output reg signed [5:0] out; // second bug -> we must put it signed
                                              reg cin_reg, red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
                                              reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg;
                                              wire invalid_red_op, invalid_opcode, invalid;
                                              //Invalid handling
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
      20
                                      26404
                                              assign invalid = invalid_red_op | invalid_opcode;
        Branch Coverage:
                                                                            Misses % Covered
             Enabled Coverage
                                                  Active
                                                                  Hits
             Branches
                                                       29
                                                                    29
                                                                                           100.0
                                                                                   0
        -----Branch Details------
        Branch Coverage for file ALSU.v --
                           -----IF Branch-----
             24
                                                                             Count coming in to IF
             24
                                                                    2
                                                                                if(rst) begin
                                                               100000
                                                                                end else begin
        Branch totals: 2 hits of 2 branches = 100.0%
                                -----TF Branch-----
             51
                                                               100003
                                                                             Count coming in to IF
             51
                                                                                 if(rst) begin
                                                                                      if (invalid)
             54
                                                                15395
                                                                                      else
        Branch totals: 3 hits of 3 branches = 100.0%
                                     -----IF Branch-----
             63
                                                                99987
                                                                             Count coming in to IF
                                                                                if(rst) begin
             63
                                                                                   if (invalid)
             67
                                                                15394
                                                                68626
                                                                                   else if (bypass_A_reg && bypass_B_reg)
             69
164
             71
                                                                                   else if (bypass_A_reg)
                                                                  7600
                                                                                   else if (bypass B reg)
             73
                                                                  7542
                                                                                   else begin
                                                                   823
        Branch totals: 6 hits of 6 branches = 100.0%
```

```
10
                                                       out[4]
                                                                                              100.00
                10
                                                       out[3]
                                                                         1
                                                                                              100.00
                10
                                                       out[2]
                                                                                      1
                                                                                              100.00
                                                                         1
                                                       out[1]
                10
                                                                                              100.00
                10
                                                       out[0]
                                                                                              100.00
                12
                                               serial_in_reg
                                                                                              100.00
                                                                         1
                                                                                      1
                                                red op B reg
                12
                                                                         1
                                                                                      1
                                                                                              100.00
                12
                                                red_op_A_reg
                                                                         1
                                                                                      1
                                                                                              100.00
                12
                                               direction_reg
                                                                                              100.00
                12
                                                     cin_reg
                                                                         1
                                                                                              100.00
                12
                                                bypass_B_reg
                                                                         1
                                                                                              100.00
                12
                                                bypass_A_reg
                                                                                              100.00
                                                                         1
                13
                                               opcode_reg[2]
                                                                                              100.00
                13
                                               opcode_reg[1]
                                                                                              100.00
                13
                                               opcode_reg[0]
                                                                         1
                                                                                      1
                                                                                              100.00
                14
                                                    B_reg[2]
                                                                         1
                                                                                      1
                                                                                              100.00
                14
                                                    B_reg[1]
                                                                         1
                                                                                              100.00
                14
                                                    B_reg[0]
                                                                                              100.00
                14
                                                    A_reg[2]
                                                                         1
                                                                                              100.00
                14
                                                                                              100.00
                                                    A_reg[1]
                14
                                                    A_reg[0]
                                                                                      1
                                                                                              100.00
                                                                         1
                                              invalid_red_op
                15
                                                                                      1
                                                                                              100.00
                                                                         1
                15
                                              invalid_opcode
                                                                         1
                                                                                              100.00
                                                      invalid
                                                                                      1
                                                                                              100.00
       Total Node Count
                                        58
       Toggled Node Count
                                        58
      Untoggled Node Count =
                                         0
412
      Toggle Coverage
                                     100.0% (116 of 116 bins)
```

| 2374 |  |        |     |          |  |
|------|--|--------|-----|----------|--|
| 2375 | TYPE /ALSU_coverage_pkg/ALSU_coverage/cvr_gp | 100.0% | 100 | Covered  |  |
| 2376 | covered/total bins:                          | 34     | 34  |          |  |
| 2377 | missing/total bins:                          | 0      | 34  |          |  |
| 2378 | % Hit:                                       | 100.0% | 100 |          |  |
| 2379 | Coverpoint cvr_gp::A_cp                      | 100.0% | 100 | Covered  |  |
| 2380 | covered/total bins:                          | 6      | 6   |          |  |
| 2381 | missing/total bins:                          | 0      | 6   |          |  |
| 2382 | % Hit:                                       | 100.0% | 100 |          |  |
| 2383 | bin A_data_0                                 | 22895  | 1   | Covered  |  |
| 2384 | bin A_data_max                               | 20923  | 1   | Covered  |  |
| 2385 | bin A_data_min                               | 9695   | 1   | Covered  |  |
| 2386 | bin A_data_walkingones[-4]                   | 1090   | 1   | Covered  |  |
| 2387 | bin A_data_walkingones[1]                    | 1108   | 1   | Covered  |  |
| 2388 | bin A_data_walkingones[2]                    | 1169   | 1   | Covered  |  |
| 2389 | default bin A_data_default                   | 27459  |     | Occurred |  |
| 2390 | Coverpoint cvr_gp::B_cp                      | 100.0% | 100 | Covered  |  |
| 2391 | covered/total bins:                          | 6      | 6   |          |  |
| 2392 | missing/total bins:                          | 0      | 6   |          |  |
| 2393 | % Hit:                                       | 100.0% | 100 |          |  |
| 2394 | bin B_data_0                                 | 23008  | 1   | Covered  |  |
|      | bin B_data_max                               | 20917  | 1   | Covered  |  |
| 2396 | bin B_data_min                               | 9490   | 1   | Covered  |  |
| 2397 | bin B_data_walkingones[-4]                   | 1137   | 1   | Covered  |  |
| 2398 | bin B_data_walkingones[1]                    | 1193   | 1   | Covered  |  |
|      | bin B_data_walkingones[2]                    | 1169   | 1   | Covered  |  |
| 2400 | default bin B_data_default                   | 27339  |     | Occurred |  |
| 2401 | Coverpoint cvr_gp::ALU_cp                    | 100.0% | 100 | Covered  |  |
| 2402 | covered/total bins:                          | 6      | 6   |          |  |
| 2403 | missing/total bins:                          | 0      | 6   |          |  |
| 2404 | % Hit:                                       | 100.0% | 100 |          |  |
| 2405 | illegal_bin Bins_invalid                     | 1024   |     | Occurred |  |
| 2406 | bin Bins_shift[4]                            | 26051  | 1   | Covered  |  |
| 2407 | bin Bins_shift[5]                            | 25890  | 1   | Covered  |  |
| 2408 | bin Bins_arith[2]                            | 11715  | 1   | Covered  |  |
|      |  |        |     |          |  |

| 2469  | DIRECTIVE COVERNOE.                 |          |          |      |               |               |
|-------|-------------------------------------|----------|----------|------|---------------|---------------|
| 2470  | Name                                | Design   | Design   | Lang | File(Line)    | Count Status  |
| 2471  |                                     | Unit     | UnitType | _    | ` '           |               |
| 2472  |                                     |          |          |      |               |               |
| 2473  | /ALSU_top/dut/sva/dollar1_cover     | SVA      | Verilog  | SVA  | sva_t.sv(146) | 15 Covered    |
| 2474  | /ALSU_top/dut/sva/dollar2_cover     | SVA      | Verilog  | SVA  | sva_t.sv(147) | 14 Covered    |
| 2475  | /ALSU_top/dut/sva/dollar3_cover     | SVA      | Verilog  | SVA  | sva_t.sv(148) | 74 Covered    |
| 2476  | /ALSU_top/dut/sva/dollar4_cover     | SVA      | Verilog  | SVA  | sva_t.sv(149) | 8 Covered     |
| 2477  | /ALSU_top/dut/sva/dollar5_cover     | SVA      | Verilog  | SVA  | sva_t.sv(150) | 15 Covered    |
| 2478  | /ALSU_top/dut/sva/dollar6_cover     | SVA      | Verilog  | SVA  | sva_t.sv(151) | 96 Covered    |
| 2479  | /ALSU_top/dut/sva/dollar7_cover     | SVA      | Verilog  | SVA  | sva_t.sv(152) | 89 Covered    |
| 2480  | /ALSU_top/dut/sva/dollar8_cover     | SVA      | Verilog  | SVA  | sva_t.sv(153) | 105 Covered   |
| 2481  | /ALSU_top/dut/sva/dollar9_cover     | SVA      | Verilog  | SVA  | sva_t.sv(154) | 114 Covered   |
| 2482  | /ALSU_top/dut/sva/dollar10_cover    | SVA      | Verilog  | SVA  | sva_t.sv(155) | 94 Covered    |
| 2483  | /ALSU_top/dut/sva/dollar11_cover    | SVA      | Verilog  | SVA  | sva_t.sv(156) | 89 Covered    |
| 2484  | /ALSU_top/dut/sva/dollar12_cover    | SVA      | Verilog  | SVA  | sva_t.sv(157) | 111 Covered   |
| 485   | /ALSU_top/dut/sva/dollar13_cover    | SVA      | Verilog  | SVA  | sva_t.sv(158) | 512 Covered   |
| 486   | /ALSU_top/dut/sva/dollar14_cover    | SVA      | Verilog  | SVA  | sva_t.sv(159) | 512 Covered   |
| 2487  | /ALSU_top/dut/sva/dollar15_cover    | SVA      | Verilog  | SVA  | sva_t.sv(160) | 18 Covered    |
| 2488  | /ALSU_top/dut/sva/dollar16_cover    | SVA      | Verilog  | SVA  | sva_t.sv(161) | 14 Covered    |
| 2489  | /ALSU_top/dut/sva/dollar17_cover    | SVA      | Verilog  | SVA  | sva_t.sv(162) | 25 Covered    |
| 2490  | /ALSU_top/dut/sva/dollar18_cover    | SVA      | Verilog  | SVA  | sva_t.sv(163) | 20 Covered    |
| 2491  | /ALSU_top/dut/sva/dollar19_cover    | SVA      | Verilog  | SVA  | sva_t.sv(164) | 17079 Covered |
| 492   | /ALSU_top/dut/sva/dollar20_cover    | SVA      | Verilog  | SVA  | sva_t.sv(165) | 1627 Covered  |
| 2493  |                                     |          |          |      |               |               |
| 2494  | TOTAL DIRECTIVE COVERAGE: 100.0% CO | VERS: 20 |          |      |               |               |
| 2/105 |                                     |          |          |      |               |               |