Project
Class-Based Verification for a Synchronous FIFO USING UVM
By: Mohamed Sayed Mohamed Soliman

pg. 1

Contents

1.	Introduction to the Synchronous FIFO FIFO	3
2.	UVM testbench showing the UVM structure	5
3.	Design RTL code	8
4.	verification plan	10
5.	Table to the assertion	10
6.	Verification code	
	1. 6.1. top module	11
	2. 6.2. interface	11
	3. 6.3. FIFO test	12
	4. 6.4. FIFO env	13
	5. 6.5. FIFO reset sequence	14
	6. 6.6 . FIFO main sequence	14
	7. 6.7. FIFO scoreboard	16
	8. 6.8. FIFO coverage	18
	9. 6.9. FIFO Agent	20
	10.6.10. Driver	21
	11.6.11. monitor	22
	12.6.12. FIFO sequence item	23
	13.6.13. FIFO sequencer	24
7.	do file	24
8.	Transcript	24
9.	Waveform write sequence	25
10). Waveform read sequence	25
11	Waveform write and read sequence	25
12	. Assertion	26
13	. Assertion coverage	26
14	Code Coverage	26
15	. Functional Coverage report	28

1. Introduction to the Synchronous FIFO

A Synchronous FIFO (First-In-First-Out): is a fundamental hardware component used in digital systems for data buffering and transferring between different subsystems. It ensures that data is read in the same order as it was written, and both write and read operations are synchronized to a common clock. This makes it particularly useful for applications where data flow needs to be managed in a controlled and sequential manner, often between two devices or subsystems operating at different speeds but synchronized to the same clock.

Key Features of a Synchronous FIFO:

- 1. **Single Clock Domain**: Both read and write operations are synchronized to the same clock signal, eliminating the need for complex clock domain crossing techniques.
- 2. **Data Storage**: The FIFO stores data in an internal memory (typically implemented as a register array or RAM). The depth (number of entries) and width (bits per entry) of the FIFO can be parameterized to fit the specific requirements of the application.

3. Control Flags:

- Full: Indicates the FIFO is full and cannot accept more write operations until space is freed by reading.
- Empty: Indicates the FIFO is empty and no data is available for reading.
- Almost Full/Almost Empty: Optional flags that provide an early warning before the FIFO becomes completely full or empty.
- 4. **Read/Write Pointers**: The FIFO internally maintains pointers for tracking the current positions for reading and writing, ensuring data is managed in a circular buffer fashion.

Applications of Synchronous FIFO:

- Data Rate Matching: Used between subsystems with different data rates but synchronized clocks (e.g., between a CPU and a memory controller).
- Buffering: Temporary storage for bursty data streams or packet data, smoothing out fluctuations in data rates.
- Pipeline Processing: Helps in decoupling stages of a digital pipeline, allowing one stage to write data while the next stage reads it at a different rate.

Operational Overview:

- **Write Operation**: Data is written to the FIFO at the location pointed to by the write pointer. After a successful write, the write pointer increments, and the **full** flag is updated if necessary.
- Read Operation: Data is read from the FIFO at the location pointed to by the read pointer. The read pointer increments after a read operation, and the empty flag is updated accordingly.


The FIFO must manage these operations without data loss or overwriting, maintaining data integrity across various conditions.

Design Considerations:

- **Depth**: The size of the FIFO (number of entries) is chosen based on the maximum burst length or data buffering requirements of the system.
- Width: The data width is parameterized, depending on the size of the data being transferred (e.g., 8-bit, 16-bit, or 32-bit).
- **Latency**: The delay between a write or read request and when the data becomes available is minimal in a well-designed FIFO.

Synchronous FIFOs are widely used in digital designs, including networking hardware, processors, and communication systems, where reliable and ordered data transfer is critical.

2. UVM testbench showing the UVM structure



In the UVM testbench you've shared, the structure of the verification environment for a FIFO (First-In-First-Out) design follows a modular and hierarchical approach. I'll now describe how this UVM testbench works, based on your diagram, starting from the top module to driving the interface, monitoring the outputs, and analyzing the results.

1. Top Module (FIFO_TOP and Test Instantiation)

At the highest level, the **FIFO_TOP** module includes:

- DUT (Design Under Test): The FIFO module you're verifying.
- Interface: The interface connects the DUT to the testbench. This
 interface contains all the signal connections like the inputs (data,
 write_enable, read_enable) and outputs (data_out, full, empty).

The interface simplifies passing signals between the DUT and the verification environment.

2. Driving the Interface (FIFO Driver and Sequence)

In this verification flow, input stimulus is generated by the UVM sequence and is driven onto the DUT through the driver.

- **FIFO_seq_item**: This represents the individual transaction (or data item) that is applied to the DUT. For example, a write or read operation could be a transaction in the FIFO sequence item.
- FIFO_sequence: This generates sequences of these FIFO_seq_items. The sequence could contain various write and read operations or random patterns to test the FIFO's functionality.
- FIFO_driver: The driver receives transactions from the sequencer
 and converts them into low-level signals that drive the interface of
 the DUT. The driver ensures that the correct signals (e.g., data_in,
 write_enable, read_enable) are driven onto the interface pins in
 synchronization with the clock.
- Sequencer: The FIFO_sequencer manages the flow of the sequence. It picks the sequence items from the FIFO_sequence and forwards them to the driver. This ensures that the input stimulus is applied in the correct order and at the appropriate times.

3. Monitoring (FIFO Monitor and Virtual Interface)

- **FIFO_monitor**: This component passively monitors the signals on the interface. It captures both the input transactions (e.g., write commands) and output responses (e.g., data read from the FIFO). The monitor converts these signal-level interactions back into transaction-level representations.
- The monitor does not interfere with the signal flow but extracts the necessary information to ensure that the DUT is behaving as expected.
- The monitor also works with the virtual interface, which provides the necessary connections to observe the signal activities without physically modifying the interface.

4. Analyzing the Output (Scoreboard and Coverage)

 FIFO_scoreboard: This is where the actual checking occurs. The scoreboard compares the monitored transactions against expected results. For example, if a write operation is performed, the scoreboard ensures that the data is stored in the FIFO and can be

- read out in the correct order. If any mismatches occur (such as reading incorrect data), the scoreboard raises an error.
- FIFO_coverage: This component tracks how much of the design has been exercised during the test. Coverage ensures that all functional aspects of the FIFO (like full, empty, overflow, and underflow conditions) have been tested. It records the various operations (write, read, overflow, etc.) and checks whether all scenarios have been covered.

5. Overall Test Flow

- The test starts at the FIFO_TEST level, where the testbench environment, including the scoreboard, monitor, driver, and coverage, is instantiated.
- The sequencer triggers the sequences, which generate the transactions for the driver to send to the DUT.
- The monitor observes the interactions and forwards them to the scoreboard for checking.
- Coverage collects statistics on which parts of the design have been exercised.

Conclusion

This UVM testbench follows a structured approach to verifying the FIFO design by modularizing the components for stimulus generation, driving the interface, monitoring signals, and analyzing the output. The modular structure makes the testbench reusable, configurable, and scalable for different scenarios and complexities in design verification.

3. Design RTL code

```
module FIFO(FIFO if.DUT FIFOif);
10
     localparam max_fifo_addr = $clog2(FIFOif.FIFO_DEPTH);
11
12
     reg [FIFOif.FIFO WIDTH-1:0] mem [FIFOif.FIFO DEPTH-1:0];
13
     reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
14
     reg [max_fifo addr:0] count;
15
     always @(posedge FIFOif.clk or negedge FIFOif.rst n) begin
17
         if (!FIFOif.rst n) begin
18
             wr_ptr <= 0;
19
         end
20
         else if (FIFOif.wr en && count < FIFOif.FIFO DEPTH) begin
21
             mem[wr ptr] <= FIFOif.data in;</pre>
22
             FIFOif.wr ack <= 1;
23
24
             wr_ptr <= wr_ptr + 1;
25
         end
26
         else begin
             FIFOif.wr ack <= 0;
27
              if (FIFOif.full && FIFOif.wr en)
             FIFOif.overflow <= 1;
29
             else
30
              FIFOif.overflow <= 0;
31
32
         end
     end
```

```
always @(posedge FIFOif.clk or negedge FIFOif.rst n) begin
         if (!FIFOif.rst n) begin
             rd_ptr <= 0;
              FIFOif.data out <= 0;
         else if (FIFOif.rd en && count != 0) begin
             FIFOif.data_out <= mem[rd_ptr];</pre>
             rd_ptr <= rd_ptr + 1;
42
43
44
             if (FIFOif.empty && FIFOif.rd_en)
45
             FIFOif.underflow <= 1;</pre>
             FIFOif.underflow <= 0;
     end
     always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
         if (!FIFOif.rst n) begin
             count <= 0;
         else begin
                 ( ({FIFOif.wr_en, FIFOif.rd_en} == 2'b10) && !FIFOif.full)
                  count <= count + 1;</pre>
             else if ( ({FIFOif.wr_en, FIFOif.rd_en} == 2'b01) && !FIFOif.empty)
count <= count - 1;</pre>
60
             else if ( ({FIFOif.wr_en, FIFOif.rd_en} == 2'b11) && FIFOif.empty)
                  count <= count + 1;
              else if ( ({FIFOif.wr_en, FIFOif.rd_en} == 2'b11) && FIFOif.full)
                  count <= count - 1;
         end
65
     end
67
      assign FIFOif.full = (count == FIFOif.FIFO DEPTH)? 1 : 0;
68
69
      assign FIFOif.empty = (count == 0)? 1 : 0;
      assign FIFOif.almostfull = (count == FIFOif.FIFO DEPTH-1)? 1:0;
70
      assign FIFOif.almostempty = (count == 1)? 1 : 0;
71
72
73
      endmodule
74
```

4. Verification plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
	When the reset is asserted, the output value should be low & All the location of	Directed at the start of the sim, then randomized	-	A check_data function in the FIFO_scoreboard to make sure
F0_1	FIFO is cleard	with constraint that drive the reset to be off most		the output is correct
		of the simulation time.		
E() 0	The first sequence when the write enable is asserted and the read enable is	Randomization under constraints on the data_in	include cover point for the wr_en	A check_data function in the FIFO_scoreboard to make sure
ru_Z	deasserted for 100 iteration ==> we will write data_in inside the FIFO	& write enable	signal & all flag signal	the output is correct
	The second sequence When the write enable is deasserted and the read	Randomization under constraints for read enable	include cover point for the rd_en	A check_data function in the FIFO_scoreboard to make sure
F0_3	enable is asserted for 100 iteration ==> we will read from the FIFO & get the	signal	signal & all flag signal	the output is correct
	value to be stored in data_out signal			
EU 1	The last sequence when the write enable is asserted and the read enable is	Randomization under constraints on the data_in ,	•	A check_data function in the FIFO_scoreboard to make sure
ΓU_ 1	asserted for 10000 iteration	write enable and read enable		the output is correct
F	0_1	The first sequence when the write enable is asserted and the read enable is deasserted for 100 iteration ==> we will write data_in inside the FIFO The second sequence When the write enable is deasserted and the read enable is asserted for 100 iteration ==> we will read from the FIFO & get the value to be stored in data_out signal The last sequence when the write enable is asserted and the read enable is	of the simulation time. The first sequence when the write enable is asserted and the read enable is deasserted for 100 iteration ==> we will write data_in inside the FIFO The second sequence When the write enable is deasserted and the read enable is asserted for 100 iteration ==> we will read from the FIFO & get the value to be stored in data_out signal The last sequence when the write enable is asserted and the read enable is Randomization under constraints for read enable signal Randomization under constraints on the data_in ,	FIFO is cleard with constraint that drive the reset to be off most of the simulation time. The first sequence when the write enable is asserted and the read enable is deasserted for 100 iteration ==> we will write data_in inside the FIFO The second sequence When the write enable is deasserted and the read enable enable is asserted for 100 iteration ==> we will read from the FIFO & get the value to be stored in data_out signal The last sequence when the write enable is asserted and the read enable is Randomization under constraints for read enable include cover point for the wr_en signal & all flag signal Randomization under constraints for read enable include cover point for the wr_en signal & all flag signal Randomization under constraints for read enable include cover point for the wr_en signal & all flag signal Randomization under constraints for read enable include cover point for the wr_en signal & all flag signal Randomization under constraints for read enable include cover point for the wr_en signal & all flag signal Randomization under constraints for read enable include cover point for the wr_en signal & all flag signal Randomization under constraints for read enable include cover point for the wr_en signal & all flag signal Randomization under constraints for read enable include cover point for the wr_en signal & all flag signal

5. Table to the assertion

Feature	Assertion
Whenever the FIFO is not full and	@(posedge clk) (wr_en && count <
wr_en is high, wr_ack is high	FIFO_DEPTH) => wr_ack
Whenever the FIFO is full and wr_en is	@(posedge FIFOif.clk) (FIFOif.full &&
high, overflow signal is asserted	FIFOif.wr_en) => overflow
When count == 0, FIFO is empty, not	assert (empty && !full && !almostempty
full, almostempty and almostfull	&& !almostfull)
signals are also cleared	
When count == 1, FIFO is not empty,	assert (!empty && !full && almostempty
not full, almost empty is set, and	&& !almostfull)
almost full is clear	
When count == FIFO_DEPTH - 1, FIFO is	assert (!empty && !full &&
not empty or full, but almost full is asserted	!almostempty && almostfull)
When count == FIFO_DEPTH, FIFO is	assert (!empty && full && !almostempty
full, not empty, and almost signals are	&& !almostfull)
clear	
Whenever FIFO is empty and rd_en is	@(posedge clk) (empty && rd_en) =>
high, underflow signal is asserted	underflow
When wr_en is high , rd_en is low and	@(posedge clk)(wr_en&&!rd_en&&
FIFO is not full, count increments by 1	!full) =>(count === (\$past(count) + 1)
When rd_en is high ,wr_en is low and	@(posedge clk)(!wr_en&&rd_en&&
FIFO is not empty, count decrements by	!empty) =>(count === (\$past(count) - 1
1)
When both wr_en and rd_en are high	@(posedge clk)(wr_en&&rd_en&&
and FIFO is empty, count increments	empty) =>(count === (\$past(count) + 1
by 1)
When both wr_en and rd_en are high	@(posedge clk)(wr_en&&rd_en&& full)
and FIFO is full, count decrements by 1	=>(count === (\$past(count) - 1)

6. Verification code

6.1. top module

```
import FIFO_test_pkg::*;
import uvm_pkg::*;
import uvm_macros.svh"

module FIFO_top();
bit clk;
initial

begin

lend

pum_config_db#(virtual FIFO_if)::set(null , "uvm_test_top" , "FIFOif" , FIFOif );
initial

pegin

uvm_config_db#(virtual FIFO_if)::set(null , "uvm_test_top" , "FIFOif" , FIFOif );
end

endmodule

endmodule

endmodule
```

6.2. interface

```
interface FIFO_if(clk);

parameter FIFO_MIDTH = 16;
parameter FIFO_DEPTH = 8;

localparam max_fifo_addr = $clog2(FIFO_DEPTH);

input clk;
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

modport DUT (input clk , rst_n, wr_en , rd_en , data_in , output data_out , wr_ack, overflow , full, empty, almostfull, almostempty, underflow );

endinterface
```

6.3. FIFO test

```
package FIFO test pkg;
        import FIFO env pkg::*;
        import FIFO config pkg::*;
        import FIFO seq reset pkg::*;
        import FIFO_seq_main_pkg::*;
        import uvm_pkg::*;
        `include "uvm macros.svh"
        class FIFO test extends uvm test;
11
12
           `uvm_component_utils(FIFO_test)
          FIFO_env env;
          FIFO config FIFO config obj test;
          FIFO reset sequence reset sequence ;
          FIFO write sequence write sequence;
17
          FIFO_read_sequence read_sequence;
          FIFO_read_and_write_sequence read_and_write_sequence ;
           function new(string name = "FIFO_test" , uvm_component parent = null );
               super.new(name ,parent );
21
           endfunction
         function void build phase(uvm phase phase);
          super.build phase(phase);
          env = FIFO env::type id::create("env",this );
          FIFO config obj test = FIFO config::type id::create("FIFO config obj test");
28
          reset sequence = FIFO reset sequence::type id::create("reset sequence");
          write_sequence = FIFO_write_sequence::type_id::create("write_sequence");
          read sequence = FIFO read sequence::type id::create("read sequence");
          read_and_write_sequence = FIFO_read_and write sequence::type id::create("read and write sequence")
          if(!uvm_config_db#(virtual FIFO_if)::get (this , "" , "FIFOif" , FIFO_config_obj_test.FIFO_vif ))
            `uvm fatal("run phase" , "test - unable to get the virtual interface ") ;
          uvm_config_db#(FIFO_config)::set (this , "*" , "CFG" , FIFO_config_obj_test );
       endfunction
```

```
task run_phase(uvm_phase phase);
         super.run_phase(phase);
         phase.raise_objection(this);
          uvm_info("run_phase","reset assert" , UVM_LOW)
         reset sequence.start(env.agt.sqr);
         `uvm info("run_phase","reset deassert" , UVM_LOW)
44
         `uvm_info("run_phase","write stimulus generation started" , UVM_LOW)
         write_sequence.start(env.agt.sqr);
         `uvm_info("run_phase","write stimulus generation ended" , UVM_LOW)
         `uvm info("run phase","read stimulus generation started" , UVM_LOW)
         read sequence.start(env.agt.sqr);
         `uvm info("run phase","read stimulus generation ended" , UVM LOW)
         `uvm_info("run_phase","read and write stimulus generation started" , UVM_LOW)
         read_and_write_sequence.start(env.agt.sqr);
         `uvm_info("run_phase","read and write stimulus generation ended" , UVM_LOW)
         phase.drop_objection(this);
        endtask:run_phase
       endclass
```

6.4. FIFO env

```
package FIFO_env_pkg ;
       import FIFO_agent_pkg::*;
       import FIFO_scoreboard_pkg::*;
       import FIFO_coverage_pkg::*;
        import uvm_pkg::*;
        include "uvm_macros.svh"
        class FIFO env extends uvm env;
11
           `uvm_component_utils(FIFO_env)
12
           FIFO_agent agt;
13
           FIFO scoreboard sb;
           FIFO coverage cov;
           function new(string name = "FIFO_env" , uvm_component parent = null );
              super.new(name ,parent ) ;
17
           endfunction
           function void build phase(uvm phase phase);
21
              super.build phase(phase);
              agt = FIFO_agent::type_id::create("agt",this );
              sb = FIFO_scoreboard::type_id::create("sb",this
              cov = FIFO_coverage::type_id::create("cov",this );
           endfunction
26
           function void connect_phase(uvm_phase phase);
28
              super.connect_phase(phase);
              agt.agt_ap.connect(sb.sb_export);
              agt.agt_ap.connect(cov.cov_export);
           endfunction
        endclass
```

6.5. FIFO reset sequence

```
package FIFO seq reset pkg;
        import FIFO seq item pkg::*;
        import uvm_pkg::*;
        include "uvm_macros.svh"
8
        class FIFO reset_sequence extends uvm_sequence #(FIFO_seq_item);
            'uvm_object_utils(FIFO_reset_sequence)
L1
           FIFO seq item seq item;
           function new(string name = "FIFO_reset_sequence" );
L2
              super.new(name);
           endfunction
L4
15
           task body;
              seq_item = FIFO_seq_item::type_id::create("seq_item");
17
              start_item(seq_item);
              seq_item.rst_n = 0;
18
L9
              seq_item.data_in = 0;
              seq_item.wr_en = 0 ;
21
              seq_item.rd_en = 0;
              finish_item(seq_item);
23
           endtask
25
        endclass
     endpackage
```

6.6. FIFO main sequence

```
package FIFO seq main pkg;
        import FIFO_seq_item_pkg::*;
        import uvm_pkg::*;
         include "uvm_macros.svh"
        class FIFO write sequence extends uvm sequence #(FIFO seq item);
            `uvm_object_utils(FIFO_write_sequence)
           FIFO_seq_item seq_item;
11
           function new(string name = "FIFO_write_sequence" );
12
              super.new(name) ;
13
           endfunction
14
           task body;
              repeat(100)
17
              begin
                 seq_item = FIFO_seq_item::type_id::create("seq_item");
                 start item(seq item);
                 seq_item.constraint_mode(0);
                 seq_item.write_only.constraint_mode(1);
                 assert(seq_item.randomize());
                 finish_item(seq_item);
24
           endtask
        endclass
```

```
class FIFO_read_sequence extends uvm_sequence #(FIFO_seq_item);
             `uvm object utils(FIFO read sequence)
 32
             FIFO_seq_item seq_item;
             function new(string name = "FIFO read sequence" );
 35
                super.new(name);
             endfunction
 36
             task body;
                repeat(100)
                begin
                   seq_item = FIFO_seq_item::type_id::create("seq_item");
 40
                   start item(seq item);
41
                   seq item.constraint mode(0);
 42
                   seq item.read only.constraint mode(1);
43
                   assert(seq item.randomize());
 44
                   finish item(seq item);
45
47
             endtask
          endclass
51
        class FIFO read and write sequence extends uvm_sequence #(FIFO_seq_item);
           `uvm object utils(FIFO read and write sequence)
           FIFO seq item seq item;
           function new(string name = "FIFO read and write sequence" );
              super.new(name);
           endfunction
           task body;
              repeat(10000)
              begin
                 seq_item = FIFO_seq_item::type_id::create("seq_item");
                 start_item(seq_item);
                 seq item.constraint mode(0);
                 seq_item.read_and_write.constraint_mode(1);
                 assert(seq_item.randomize());
                 finish_item(seq_item);
           endtask
        endclass
71
     endpackage
```

6.7. FIFO scoreboard

```
package FIFO scoreboard pkg ;
         import FIFO seq item pkg::*;
         import uvm_pkg::*;
         `include "uvm macros.svh"
         class FIFO scoreboard extends uvm scoreboard;
            `uvm component utils(FIFO scoreboard)
10
            uvm analysis export #(FIFO seq item) sb export;
11
12
            uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
13
            FIFO seq item seq item sb ;
14
15
            parameter FIFO WIDTH = 16;
            parameter FIFO DEPTH = 8;
16
17
            localparam max fifo addr = $clog2(FIFO DEPTH);
18
            logic [FIFO WIDTH-1:0] data out ref =0;
19
            logic wr ack ref = 0;
20
            logic overflow ref = 0;
21
            logic full ref = 0 ;
22
            logic empty_ref = 0;
            logic almostfull ref = 0;
23
24
            logic almostempty ref = 0;
25
            logic underflow ref = 0;
26
            logic [6:0] flag test , flag dut ;
27
            logic [FIFO WIDTH-1:0] mem queue[$];
28
            logic [max fifo addr:0] count = 0;
         int error count = 0;
         int correct count = 0;
         function new(string name = "FIFO scoreboard" , uvm_component parent = null );
           super.new(name ,parent );
         endfunction
         function void build phase(uvm phase phase);
           super.build phase(phase);
           sb_export = new("sb_export" , this) ;
           sb fifo = new("sb fifo" , this);
         endfunction
         function void connect phase(uvm phase phase);
           sb export.connect(sb fifo.analysis export);
         endfunction
```

```
task run_phase(uvm_phase phase);
           super.run_phase(phase);
             sb_fifo.get(seq_item_sb);
             ref_model(seq_item_sb);
             flag_test ={ wr_ack_ref , overflow_ref , full_ref , empty_ref , almostfull_ref , almostempty_ref , underflow_ref };
             flag_dut ={ seq_item_sb.wr_ack , seq_item_sb.overflow , seq_item_sb.full , seq_item_sb.empty , seq_item_sb.almostfull \
             , seq_item_sb.almostempty , seq_item_sb.underflow } ;
if((seq_item_sb.data_out != data_out_ref) || (flag_dut !== flag_test))
                `uvm error("run phase" , $sformatf("comparsion failed trasnsaction received by the dut %s shile the reference out %ob" \
59
                ,seq_item_sb.convert2string , data_out_ref ));
                error_count++;
             begin
                `uvm_info("run_phase" ,seq_item_sb.convert2string() , UVM_HIGH ) ;
                correct_count++ ;
             end
                  task ref_model(FIFO_seq_item seq_item);
                        fork
                             begin
                                   if (!seq_item.rst_n) begin
                                        mem_queue.delete();
                                  end
                                  else if (seq_item.wr_en && count < seq_item.FIFO_DEPTH) begin
                                        mem_queue.push_back(seq_item.data_in) ;
                                        wr_ack_ref = 1;
                                  else begin
                                        wr_ack_ref = 0;
                                        if (full_ref & seq_item.wr_en)
                                        overflow_ref = 1;
                                        else
                                        overflow_ref = 0;
                                  end
                             end
                             begin
                                   if (!seq_item.rst_n) begin
                                        data out ref = 0;
                                  else if (seq item.rd en && count != 0) begin
                                        data_out_ref = mem_queue.pop_front();
                                  end
                                  else begin
                                        if (empty_ref && seq_item.rd_en)
                                        underflow_ref = 1;
                                        else
                                        underflow_ref = 0;
                                   end
```

```
if (!seq item.rst n) begin
                        count = 0;
107
                    else begin
                        if (({seq_item.wr_en, seq_item.rd_en} == 2'b10) && !full_ref)
                             count = count + 1;
                        else if ( ({seq item.wr en, seq item.rd en} == 2'b01) && !empty ref)
                             count = count - 1;
                        else if ( ({seq_item.wr_en, seq_item.rd_en} == 2'b11) && empty_ref)
112
113
                             count = count + 1;
                        else if ( ({seq item.wr en, seq item.rd en} == 2 b11) && full ref)
114
                             count = count - 1;
116
                    full ref = (count == FIFO DEPTH)? 1 : 0;
117
118
                    empty ref = (count == 0)? 1 : 0;
119
                    almostfull ref = (count == FIFO DEPTH-1)? 1:0;
                    almostempty_ref = (count == 1)? 1 : 0;
120
121
122
123
                function void report phase(uvm phase phase);
124
                super.report phase(phase);
                `uvm_info("report_phase" ,$sformatf("total successful %0d " ,correct_count ) , UVM_MEDIUM );
`uvm_info("report_phase" ,$sformatf("total FAILED %0d " ,error_count ) , UVM_MEDIUM );
126
127
128
          endclass
```

6.8. FIFO coverage

```
1
     package FIFO_coverage_pkg ;
        import FIFO seq item pkg::*;
        import uvm_pkg::*;
        include "uvm macros.svh"
        class FIFO_coverage extends uvm_component;
           `uvm component utils(FIFO coverage)
10
           uvm analysis export #(FIFO seq item) cov export ;
11
12
           uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo ;
13
           FIFO_seq_item seq_item_cov ;
14
           covergroup cvr_grp;
15
16
              wr en cp : coverpoint seq item cov.wr en ;
17
              rd_en_cp : coverpoint seq_item_cov.rd_en ;
18
              wr ack cp : coverpoint seq item cov.wr ack ;
19
              overflow_cp : coverpoint seq_item_cov.overflow ;
20
              full_cp : coverpoint seq_item_cov.full ;
21
              empty_cp : coverpoint seq_item_cov.empty ;
22
              almostfull_cp : coverpoint seq_item_cov.almostfull ;
23
              almostempty cp : coverpoint seq item cov.almostempty ;
              underflow_cp : coverpoint seq_item_cov.underflow ;
24
```

```
wr_full_cp : cross wr_en_cp , full_cp ;
            wr_wr_ack_cp : cross wr_en_cp , wr_ack_cp ;
             wr overflow_cp : cross wr_en_cp , overflow_cp ;
            wr_empty_cp : cross wr_en_cp , empty_cp ;
            wr almostfull cp : cross wr_en_cp , almostfull_cp;
            wr_almostempty_cp : cross wr_en_cp , almostempty_cp ;
            wr_underflow_cp : cross wr_en_cp , underflow_cp ;
             rd full cp : cross rd en cp , full cp
              ignore_bins rd_full = binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1};
             rd wr ack cp : cross rd en cp , wr ack cp ;
             rd_overflow_cp : cross rd_en_cp , overflow_cp ;
             rd_empty_cp : cross rd_en_cp , empty_cp ;
             rd_almostfull_cp : cross rd_en_cp , almostfull_cp ;
             rd_almostempty_cp : cross rd_en_cp , almostempty_cp ;
             rd_underflow_cp : cross rd_en_cp , underflow_cp ;
             endgroup
            function new(string name = "FIFO_coverage" , uvm_component parent = null );
47
               super.new(name ,parent );
               cvr grp=new();
            endfunction
            function void build_phase(uvm_phase phase);
               super.build_phase(phase);
               cov export = new("cov export" , this);
               cov fifo = new("cov_fifo" , this);
            endfunction
            function void connect phase(uvm phase phase);
               super.connect_phase(phase);
               cov export.connect(cov fifo.analysis export);
            endfunction
            task run phase(uvm phase phase);
               super.run phase(phase);
64
               forever
                  cov fifo.get(seq item cov);
                   cvr_grp.sample();
70
            endtask
         endclass
71
     endpackage
```

6.9. FIFO Agent

```
package FIFO agent pkg ;
 1
          import FIFO driver pkg::*;
          import FIFO sequencer pkg::*;
          import FIFO monitor pkg::*;
          import FIFO_config_pkg::*;
          import FIFO_seq_item_pkg::*;
          import uvm_pkg::*;
          `include "uvm macros.svh"
 11
 12
          class FIFO agent extends uvm agent;
 13
             `uvm_component_utils(FIFO_agent)
             FIFO driver driver;
 15
             FIFO_sequencer sqr;
 16
 17
             FIFO_monitor mon ;
             FIFO config FIFO cfg;
             uvm analysis port #(FIFO seq item) agt ap ;
 20
             function new(string name = "FIFO_agent" , uvm_component parent = null );
 21
                super.new(name ,parent );
             endfunction
25
           function void build phase(uvm phase phase);
             super.build phase(phase);
             if(!uvm_config_db#(FIFO_config)::get (this , "" , "CFG" , FIFO_cfg ) )
             `uvm fatal("build_phase" , "driver - unable to get the virtual interface ");
28
29
             driver = FIFO driver::type id::create("driver",this );
             sqr = FIFO sequencer::type id::create("sqr",this );
             mon = FIFO monitor::type id::create("mon",this );
32
             agt_ap = new("agt_ap" , this) ;
           endfunction
35
           function void connect phase(uvm phase phase);
36
             driver.FIFO vif = FIFO cfg.FIFO vif ;
             mon.FIFO_vif = FIFO_cfg.FIFO_vif ;
38
             driver.seq item port.connect(sqr.seq item export);
             mon.mon ap.connect(agt ap);
40
          endfunction
41
        endclass
42
     endpackage
```

6.10. Driver

```
package FIFO driver pkg;
        import uvm pkg::*;
        import FIFO_config_pkg::*;
        import FIFO_seq_item_pkg::*;
        include "uvm macros.svh"
        class FIFO driver extends uvm_driver #(FIFO_seq_item);
           `uvm_component_utils(FIFO_driver)
           virtual FIFO if FIFO vif;
12
           FIFO_seq_item seq_item;
          function new(string name = "FIFO driver" , uvm component parent = null );
              super.new(name ,parent );
           endfunction
           task run phase(uvm phase phase);
              super.run phase(phase);
             forever
                 seq_item = FIFO_seq_item::type_id::create("seq_item");
                seq item port.get next item(seq item);
                FIFO_vif.rst_n = seq_item.rst_n ;
                FIFO vif.wr en = seq item.wr en ;
                FIFO_vif.rd_en = seq_item.rd_en
                FIFO vif.data in = seq item.data in ;
                @(negedge FIFO_vif.clk );
                seq item port.item done();
                 `uvm info("run phase" ,seq item.convert2string stimulus() , UVM HIGH )
             endtask
        endclass
    endpackage
```

6.11. Monitor

```
1
    package FIFO monitor pkg ;
       import uvm pkg::*;
       import FIFO seq_item_pkg::*;
       `include "uvm macros.svh"
       class FIFO monitor extends uvm monitor;
          `uvm component utils(FIFO monitor)
          virtual FIFO if FIFO vif;
          FIFO seq item rsp seq item;
          uvm analysis port #(FIFO seq item) mon ap ;
          function new(string name = "FIFO_monitor" , uvm_component parent = null );
             super.new(name ,parent );
          endfunction
          function void build phase(uvm phase phase);
             super.build_phase(phase);
            mon_ap = new("mon_ap" , this) ;
          endfunction
          task run_phase(uvm_phase phase);
             super.run phase(phase);
             forever
                rsp seq item = FIFO seq item::type id::create("rsp seq item");
                @(negedge FIFO_vif.clk );
                rsp_seq_item.rst_n = FIFO_vif.rst_n;
                rsp_seq_item.wr_en = FIFO_vif.wr_en ;
                rsp_seq_item.rd_en = FIFO_vif.rd_en ;
                rsp_seq_item.data_in = FIFO_vif.data_in ;
                rsp_seq_item.data_out = FIFO_vif.data_out ;
                rsp_seq_item.wr_ack = FIFO_vif.wr_ack ;
                rsp_seq_item.overflow = FIFO_vif.overflow ;
                rsp_seq_item.full = FIFO_vif.full ;
                rsp_seq_item.empty = FIFO_vif.empty ;
                rsp_seq_item.almostfull = FIFO_vif.almostfull;
                rsp_seq_item.almostempty = FIFO_vif.almostempty ;
                rsp_seq_item.underflow = FIFO_vif.underflow;
                mon ap.write(rsp seq item);
                `uvm_info("run_phase" ,rsp_seq_item.convert2string_stimulus() , UVM_HIGH )
            endtask
       endclass
     endpackage
```

6.12. FIFO sequence item

```
package FIFO_seq_item_pkg ;
           import uvm_pkg::*;
            include "uvm macros.svh"
           class FIFO_seq_item extends uvm_sequence_item;
                `uvm object utils(FIFO seq item)
 8
               parameter FIFO WIDTH = 16;
               parameter FIFO_DEPTH = 8;
11
               rand bit rst_n;
               rand bit wr_en;
12
13
               rand bit rd en ;
14
               rand bit [FIFO WIDTH-1:0] data in;
15
               bit [FIFO_WIDTH-1:0] data_out;
               bit wr_ack, overflow;
16
               bit full, empty, almostfull, almostempty, underflow;
17
18
               constraint write_only{
19
                   wr_en dist {1:/100 , 0:/0
20
21
                   rd_en dist {1:/0 , 0:/100
                   rst_n dist {1:/99 , 0:/1
22
                                                       } ;
23
24
                    constraint read_only{
                   rd_en dist {1:/100 , 0:/0
25
                   wr_en dist {1:/0 , 0:/100 } ;
26
27
                    rst_n dist {1:/99 , 0:/1
29
                   constraint read_and_write{
                       wr_en dist {1:/70 , 0:/30
30
                       rd_en dist {1:/30 , 0:/70
31
                        rst_n dist {1:/99 , 0:/1
32
33
      function new(string name = "FIFO seq item" );
       super.new(name );
      endfunction
      function string convert2string();
        return $sformatf ("%s , rst_n = %0d , wr_en = %0d , rd_en = %0d , data_out = %0d , wr_ack = %0d , data_in = %0d , overflow = %0d ,\
        full = %0d , empty = %0d , almostfull = %0d , almostempty = %0d , underflow = %0d " , super.convert2string() , rst_n , wr_en , rd_en \
        , data_out , wr_ack , data_in , overflow , full , empty , almostfull , almostempty , underflow );
          function string convert2string_stimulus();
           return $sformatf ("rst_n = %0d , wr_en = %0d , rd_en = %0d , data_in = %0d" , rst_n , wr_en , rd_en ,data_in );
    endclass
```

6.13. FIFO sequencer

```
package FIFO_sequencer_pkg;

import uvm_pkg::*;
import FIFO_seq_item_pkg::*;

import FIFO_seq_item_pkg::*;

include "uvm_macros.svh"

class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);

uvm_component_utils(FIFO_sequencer)
function new(string name = "FIFO_sequencer", uvm_component parent = null);

super.new(name ,parent);
endfunction

endclass
endpackage
```


7. Do file

```
vlib work
vlog *v +cover
vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover
add wave /FIFO_top/FIFOif/*
coverage save top.ucdb -onexit
run -all
quit -sim
vcover report top.ucdb -details -all -output coverage.txt
```


8. Transcript

```
UVM_INFO FIFO_test.sv(44) @ 2: uvm_test_top [run_phase] reset deassert
UVM_INFO FIFO_test.sv(46) @ 2: uvm_test_top [run_phase] write stimulus generation started
UVM_INFO FIFO_test.sv(48) @ 202: uvm_test_top [run_phase] write stimulus generation ended
UVM_INFO FIFO_test.sv(50) @ 202: uvm_test_top [run_phase] read stimulus generation started
UVM_INFO FIFO_test.sv(52) @ 402: uvm_test_top [run_phase] read stimulus generation ended
UVM_INFO FIFO_test.sv(55) @ 402: uvm_test_top [run_phase] read and write stimulus generation started
UVM_INFO FIFO_test.sv(57) @ 20402: uvm_test_top [run_phase] read and write stimulus generation ended
UVM INFO verilog src/uvm-1.1d/src/base/uvm objection.svh(1268) @ 20402: reporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM INFO FIFO scoreboard.sv(127) @ 20402: uvm test top.env.sb [report phase] total successful 10201
UVM_INFO FIFO_scoreboard.sv(128) @ 20402: uvm_test_top.env.sb [report_phase] total FAILED 0
--- UVM Report Summary ---
** Report counts by severity
UVM_INFO : 14
UVM WARNING :
UVM_ERROR : 0
UVM_FATAL : 0
** Report counts by id
[Questa UVM]
[RNTST]
[TEST_DONE]
[report_phase]
[run phase]
                    : C:/questasim64_10.4c/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
** Note: Sfinish
```


9. Waveform write sequence



10. Waveform read sequence



11. Waveform write and read sequence



12. Assertion

1	/FIFO_seq_main_p Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())
1	▲ /FIFO_seq_main_p Immediate	SVA	on	0	1	-	-	-	-	off	assert (randomize())
1	▲ /FIFO_seq_main_p Immediate	SVA	on	0	1	-	-	-		off	assert (randomize())
1		SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.dk) disable iff (~FIFOif.rsi
1	★ /FIFO_top/dU/sva/ Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.clk) disable iff (~FIFOif.rs
1	▲ /FIFO_top/dU/sva/ Immediate	SVA	on	0	1	-	-	-		off	assert (FIFOif.empty&~FIFOif.full&~FIFOif.a)
1	▲ /FIFO_top/dU/sva/ Immediate	SVA	on	0	1	-	-	-	-	off	assert ((FIFOif.empty~ FIFOif.full)&FIFOif)
1	▲ /FIFO_top/dU/sva/ Immediate	SVA	on	0	1	-	-	-	-	off	assert ((FIFOif.empty~ FIFOif.full)&~FIFOif)
1	▲ /FIFO_top/dU/sva/ Immediate	SVA	on	0	1	-	-	-	-	off	assert (~FIFOif.empty&FIFOif.full&~FIFOif.a)
1		SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.clk) disable iff (~FIFOif.rs
1	+ / /FIFO_top/dU/sva/ Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.clk) disable iff (~FIFOif.rs
1	+ / /FIFO_top/dU/sva/ Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.clk) disable iff (~FIFOif.rs
1	+- /FIFO_top/dU/sva/ Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.clk) disable iff (~FIFOif.rs
1		SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.clk) disable iff (~FIFOif.rs
1	- - · · · · ·										

13. Assertion coverage

· Irvainc	curiguage	Lindbica	Log	Count	MUCCOST	Lannie.	rreigne	Cimpie 70	Cimpit gropii	arreduced	ricinor y	curricmory	reak riemory rime	Comarave IIII caas
/FIFO_top/dU/sva/	SVA	1	Off	3717	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	3194	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	151	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	179	1	Unli	1	100%		1	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	1734	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	1460	1	Unli	1	100%		√	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	151	1	Unli	1	100%		1	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	2595	1	Unli	1	100%		1	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	846	1	Unli	1	100%		1	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	1	Off	43	1	Unli	1	100%		1	0	0	0 ns	0
/FIFO_top/dU/sva/	SVA	\checkmark	Off	956	1	Unli	1	100%		√	0	0	0 ns	0

14. Code Coverage

```
=== File: FIFO.sv
     Statement Coverage:
         Enabled Coverage
                                       Active
                                                           Misses % Covered
         Stmts
                                                                      100.0
      ------Statement Details------
     Statement Coverage for file FIFO.sv --
                                                             // Author: Kareem Waseem
                                                             // Course: Digital Verification using SV & UVM
18
19
20
21
22
23
24
25
26
27
28
29
30
                                                             // Description: FIFO Design
                                                             module FIFO(FIFO_inter.DUT FIFO_if);
                                                             localparam max_fifo_addr = $clog2(FIFO_if.FIFO_DEPTH);
                                                            reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
                                                            reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
                                                            reg [max_fifo_addr:0] count;
                                                            always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
if (!FIFO_if.rst_n) begin
                                                 101004
         18
                                                   2011
                                                                   wr_ptr <= 0;
         20
                                                                else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
```

```
Branch Coverage:
                                         Hits Misses % Covered
        Enabled Coverage
                                                   0 100.0
188
     Branch Coverage for file FIFO.sv --
                -----IF Branch-----
                                       101004 Count coming in to IF
2011 if (!FIFO_if.rst_n) begin
35936 else if (FIFO_if.wr_en &&
        18
                                                  else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
                                        63057
                                                   else begin
     Branch totals: 3 hits of 3 branches = 100.0%
                   -----TF Branch-----
                                       63057 Count coming in to IF
33332 if (FIFO_if.full && FIFO_if.wr_en)
29725 else
        28
        30
     Branch totals: 2 hits of 2 branches = 100.0%
                         -----IF Branch-----
                                       101004 Count coming in to IF
2011 if (!FIFO_if.rst_n) begin
29029 else if (FIFO_if.rd_en &&
        36
        36
        40
                                        29029
                                                  else if (FIFO_if.rd_en && count != 0) begin
                                                      if (FIFO_if.empty && FIFO_if.rd_en)
                                        69448
        47
                                                      else
     Branch totals: 4 hits of 4 branches = 100.0%
     Toggle Coverage for File FIFO.sv --
                                                  Node 1H->0L 0L->1H "Coverage"
       Line
                                              wr_ptr[2]
             14
                                                                                      100.00
             14
                                              wr_ptr[1]
                                                                                      100.00
                                              wr_ptr[0]
                                                                                      100.00
                                              rd_ptr[2]
                                                                  1
                                                                              1
                                                                                      100.00
             14
                                              rd_ptr[1]
             14
                                                                                      100.00
             14
                                              rd_ptr[0]
                                                                                      100.00
              15
                                               count[3]
                                                                                      100.00
              15
                                               count[2]
                                                                                      100.00
              15
                                               count[1]
                                                                                      100.00
              15
                                               count[0]
                                                                                      100.00
    Total Node Count
                                   10
    Toggled Node Count =
                                   10
    Untoggled Node Count =
                                   0
                                 100.0% (20 of 20 bins)
     Toggle Coverage
```

15. Functional Coverage report

Covergroup	Metric	Goal	Status	
TYPE /FIFO_coverage_pkg/FIFO_coverage/cvr_grp	100.0%	100	 Covered	
covered/total bins:	73	73		
missing/total bins:	0	73		
% Hit:	100.0%	100		
Coverpoint cvr grp::wr en cp	100.0%	100	Covered	
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.0%	100		
bin auto[0]	3105	1	Covered	
bin auto[1]	7096	1	Covered	
Coverpoint cvr grp::rd en cp	100.0%	100	Covered	
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.0%	100		
bin auto[0]	7089	1	Covered	
bin auto[1]	3112	1	Covered	
Coverpoint cvr_grp::wr_ack_cp	100.0%	100	Covered	
covered/total bins:	2	2		
missing/total bins:	0	2		
% нit:	100.0%	100		
bin auto[0]	6378	1	Covered	
bin auto[1]	3823	1	Covered	
Coverpoint cvr_grp::overflow_cp	100.0%	100	Covered	
covered/total bins:	2	2		
missing/total bins:	0	2		
% нit:	100.0%	100		
bin auto[0]	5959	1	Covered	
bin auto[1]	4242	1	Covered	
Coverpoint cvr_grp::full_cp	100.0%	100	Covered	
covered/total bins:	2	2		
missing/total bins:	0	2		
% Hit:	100.0%	100		
bin auto[0]	5470	1	Covered	
bin_auto[1]	4731	1	Covered	
Coverpoint cvr grp::empty_cp	100.0%	100	Covered	
covered/total bins:	2	2		
missing/total bins:	0	2		

coverpoint cvr grp::empty cp	100.0%	100	coverea
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin auto[0]	9895	1	Covered
bin auto[1]	306	1	Covered
Coverpoint cvr grp::almostfull cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin auto[0]	7295	1	Covered
bin auto[1]	2906	1	Covered
Coverpoint cvr_grp::almostempty_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin auto[0]	9888	1	Covered
bin auto[1]	313	1	Covered
Coverpoint cvr_grp::underflow_cp	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin auto[0]	10025	1	Covered
bin auto[1]	176	1	Covered
Cross cvr_grp::wr_full_cp	100.0%	100	Covered
covered/total bins:	4	4	
missing/total bins:	0	4	
% Hit:	100.0%	100	
bin <auto[0],auto[0]></auto[0],auto[0]>	2097	1	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	3373	1	Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	1008	1	Covered
bin <auto[1],auto[1]></auto[1],auto[1]>	3 72 3	1	Covered
Cross cvr_grp::wr_wr_ack_cp	100.0%	100	Covered
covered/total bins:	4	4	
missing/total bins:	0	4	
% Hit:	100.0%	100	
bin <auto[0],auto[0]></auto[0],auto[0]>	3089	1	Covered
bin <auto[1],auto[0]></auto[1],auto[0]>	3289	1	Covered
bin <auto[0],auto[1]></auto[0],auto[1]>	16	1	Covered
bin <auto[1],auto[1]></auto[1],auto[1]>	3807	1	Covered