

CND 211

Midterm Project

FIFO Verification

Submitted to:

Dr/Omar elDash and Eng/Mohamed elshafey

Submitted by:

Section: 13

Name	ID
Mohamed Waleed	v23010364

Introduction

In this project we will verify FIFO using full UVM environment using QuestaSim applying to it given constraints and doing randomization for 80 consecutive sequences then applying coverage on both signals full & empty also doing assertion on write pointer to check that it is incremented right , also we made an interface using two modports and clocking block active on negedge of the original clock to avoid racing conditions

Interface:

```
//creating interface between DUT & UVM Environment
interface intf1 (input clk);
    logic reset;
    logic Wr_enable;
    logic Read_enable;
    logic full;
    logic empty;
    logic [31:0] data_in;
    logic [31:0] data_out;

    clocking cb @(negedge clk);
    default input #1 output #0;

    output reset;
    output Wr_enable;
    output Read_enable;
    output data_in;
    input data_out;
    input full;
    input empty;
endclocking

    modport in_FIFO (input clk ,input reset,input Wr_enable, input Read_enable,input data_in , output full , output empty ,output data_out);
    modport in_tb (clocking cb,input clk);

endinterface
```

Constraints:

```
//Defining Signal and putting constraints on it //

rand bit Wr_enable;
rand bit Read_enable;
rand bit [31:0] data_in;
rand bit reset;
logic full;
logic empty;
logic [31:0] data_out;

constraint const1 {data_in[7:0] inside {[100:230]};}
constraint const2 {data_in[15:8] inside {[200:255]};}
constraint const3 {data_in[23:16] dist {[0:100]:=3,[100:200]:=6,[200:255]:=1};}
constraint const8 {if (data_in[7:0] > 150) data_in[31:24] < 50;
                    else data_in[31:24] < 255;}
constraint const5 {Wr_enable dist {0:=3, 1:=7};}
constraint const6 {Read_enable dist {0:=7, 1:=3};}
constraint const7 {reset dist {1:=1, 0:=999};}
endclass
```

Covergroup:

```
covergroup group1;

    coverpoint sequencel.full {bins bin_1[]={0:1}};
    coverpoint sequencel.empty {bins bin_1[]={0:1}};

endgroup
```


Assertion:

```
////////// Assertion for incrementing write pointer //////////


property Increment_wr_ptr;
    @(negedge IO_in_fifo.clk) disable iff (IO_in_fifo.reset) (IO_in_fifo.Wr_enable && !IO_in_fifo.full) |> ((temp+1) == write_ptr);
endproperty

assert property (Increment_wr_ptr) else $display("Error in assertion where wr_ptr is %d and the actual pointer is %d",temp,write_ptr);
cover property (Increment_wr_ptr);
//////////
```

Waveform:



Assertion wave and its coverage:



Coverage reports:

