





# CND 211 Midterm Project

# FIFO Verification

### Submitted to:

## Dr/Omar elDash and Eng/Mohamed elshafey

Submitted by:

Section: 13

| Name           | ID        |
|----------------|-----------|
| Mohamed Waleed | v23010364 |

### **Introduction**

In this project we will verify FIFO using full UVM environment using QuestaSim applying to it given constraints and doing randomization for 80 consecutive sequences then applying coverage on both signals full & empty also doing assertion on write pointer to check that it is incremented right , also we made an interface using two modports and clocking block active on negedge of the original clock to avoid racing conditions

### **Interface:**

```
//creating interface between DUT & UVM Environment
interface intfl (input clk);
 logic reset;
  logic Wr enable;
  logic Read_enable;
  logic full;
 logic empty;
logic [31:0] data_in;
  logic [31:0] data_out;
 clocking cb @(negedge clk);
 default input #1 output #0;
 output reset:
 output Wr_enable;
  output Read_enable;
  output data_in;
 input data out;
  input full;
  input empty;
  endclocking
  modport in_FIFO (input clk ,input reset,input Wr_enable, input Read_enable,input data_in , output full , output empty ,output data_out);
 modport in tb (clocking cb,input clk);
endinterface
```

#### **Constraints:**

#### **Covergroup:**


```
covergroup groupl;

coverpoint sequencel.full {bins bin_1[]={[0:1]};}


coverpoint sequencel.empty {bins bin_1[]={[0:1]};}
-endgroup
```

#### **Assertion:**

#### Waveform:



#### Assertion wave and its coverage:



#### **Coverage reports:**

