
Real-World RTL Validation (17 modules)
axis_fifo (actual=133,594)
Perfect prediction
Predicted Gate Count (ML)
Actual Gate Count (Yosys)
10^2
10^3
10^4
10^5
10^1
10^2
10^3
10^4
10^5
priority_encoder
arbiter
axis_adapter
uart_master
i2c_master_axil