


## 6] Description Structurale en VHDL:

\* Il s'agit d'écrire en VHDL la description de la structure du système circuit.




\* La description structurale en VHDL permet: d'écrire un fichier de tests.

\* → **entity**: Pour la description externe de: **monComp**.

→ **Component**: Pour la description des  $a$  &  $b$  composants internes.

→ **Port map**: Pour la description des  $a$  &  $b$  interconnexions. } architecture (sa description interne)

Exemple:



VHDL: monComp.vhd:

```
Library IEEE;
use IEEE.Std-logic-1164.All;
use IEEE.numeric_std.All;
```

```
entity monComp is
    Port (
        a : in  Std-logic;
        b : in  Std-logic;
        clear : in Std-logic;
        clk : in  Std-logic;
        clkEn : in Std-logic;
        c : out Std-logic);
```

```
end monComp;
```

```
architecture structurelle of monComp is
    signal interne : Std-logic;
```

```
    component AND2
    port (
        I0 : in  Std-logic;
        I1 : in  Std-logic;
        D : out Std-logic);
```

```
end component;
```

**Component FDCE**

```
generic (INIT : bit := '0');
```

```
port (
    C : in  Std-logic;
    CE : in Std-logic;
    CLR : in Std-logic;
    D : in  Std-logic;
    Q : out Std-logic);
```

```
end Component;
```

```
begin
```

```
    XLXI-1 : AND2
```

```
    port map (
        I0 => b,
        I1 => a,
        D => interne);
```

```
    XLXI-2 : FDCE
```

```
    port map (
        C => clk,
        CE => clkEn,
        CLR => clear,
        D => interne,
        Q => c);
```

```
end monComp;
```