Computer Architecture Lab



Homework 3

Dr.Raji

ting thin this time

Soroush Eskandarie

Modules:

```
1 module Memory(
2   input [7:0] data,
3   input clk,
4   input [9:0] address,
5   input writeSignal,
6  , output[7:0] out_data
7 )
```

all of modules above with their test bench.v

Memory:

You should Implement a memory module that contains 1024, 8bit cells that saves data for us.

- you should initiate it with 0 value
- if writesignal == 1 we save the data into the addressed cell other wise we change the value of out_data to addressed cell
- all of these operations above take place by posedge of our clock

