





RISC-V	
A new, op	en, free ISA from Berkeley
Several va	ariants
■ RV32, RV	/64, RV128 – Different data widths
■ 'I' – Base	Integer instructions
■ 'M' – Mul	tiply and Divide
■ 'A' – Ator	mic memory instructions
■ 'F' and 'C point	o' – Single and Double precision floating
■ 'V' – Vec	tor extension
And man	y other modular extensions
We will de	esign an RV32I processor which is
	32-bit variant





Instruction Types Register-to-Register Arithmetic and Logical operations Control Instructions alter the sequential control flow Memory Instructions move data to and from memory CSR Instructions move data between CSRs and GPRs; the instructions often perform read-modify-write operations on CSRs Privileged Instructions are needed by the operating systems, and most cannot be executed by user programs September 27, 2017 http://csg.csall.mit.edu/6.175 L09-5























Assembly Code VS Binary Its too tedious to write programs in binary To simplify writing programs, assemblers provide: mnemonics for instructions add x1, x2, x3 pseudo instructions mov x1, x2 // short for add x1, x2, x0 li x1, 6175 // short for lui x1, 2; addi x1, x1, -2017 (exact sequence depends on immediate value) symbols for program locations and data bnz x1, loop_begin lw x1, flag Assemblers translate programs into machine code for the processor to execute September 27, 2017 http://csg.csail.mit.edu/6.175

```
GCD in C

// require: x >= 0 && y > 0
int gcd(int a, int b) {
   int t;
   while(a != 0) {
      if(a >= b) {
        a = a - b;
      }
      else {
        t = a; a = b; b = t;
      }
   }
   return b;
}

September 27, 2017 http://csg.csall.mit.edu/6.175 L09-16
```

```
GCD in RISC-V Assembler


// a: x1, b: x2, t: x3
begin:
    beqz x1, done // if(x1 == 0) goto done
    blt x1, x2, b_bigger // if(x1 < x2) goto b_bigger
    sub x1, x1, x2 // x1 := x1 - x2
    j begin // goto begin
    b_bigger:
    mv x3, x1 // x3 := x1
    mv x1, x2 // x1 := x2
    mv x2, x3 // x2 := x3
    j begin // goto begin
    done: // now x2 contains the gcd


September 27, 2017 http://csg.csall.mlt.edu/6.175 L09-17
```

Application Binary Interface (ABI) Specifies rules for register usage in passing arguments and results for function calls Callee-saved registers vs Caller-saved registers Assigns aliases for registers x1-x31 a0 to a7 – function argument registers (caller-saved) a0 and a1 – function return value registers s0 to s11 – Saved registers (callee-saved) t0 to t6 – temporary registers (caller-saved) ra – return address (caller-saved) sp – stack pointer (callee-saved) gp (global pointer), and tp (thread pointer) point to specific locations in memory used by the program for global and thread-local variables respectively September 27, 2017 http://csg.csail.mit.edu/6.175

```
Calling GCD
Using the ABI
  // assume we want to do the gcd of s0 and s1
  // and put the result in s2
  mov a0 s0
                     preparing arguments in a0, a1, etc.
  mov al, sl
  addi sp, sp, -8 // saving registers in the stack
                 // as needed by the caller
  sw/t0, 4(sp)
                     temporary
  sw(t), 0(sp)
  jal gcd // call gcd function
  lw t0, 4(sp) // restoring caller-saved registers
  lw t1, 0(sp)
 addi sp, sp, 8
  mov s2, a0
                 http://csg.csail.mit.edu/6.175
```

```
GCD in RISC-V Assembler
   Using the ABI
                                  // a: x1, b: x2, t: x3
                                  begin:
   // a: a0, b: a1, t: t0
                                   beqz x1, done
   gcd: argument
                                  blt x1, x2, b_bigger
    beqz(a0, done
                                  sub x1, x1, x2
     blt a0, a1, b_bigger
                                   j begin
     sub a0, a0, a1
                                  b_bigger:
     j gcd
   b_bigger: temporary
                                   mv x3, x1
     mv (t0) a0
                                   mv x1, x2
     mv a0, a1
                                   mv x2, x3
     mv a1, t0
                                    j begin
     j gcd
   done: // now al contains the gcd
                                            ABI dictates that
     mv a0, a1 // move to a0 for returning the result must
     ret // jr ra
                                            come back in a0
September 27, 2017
                     http://csg.csail.mit.edu/6.175
```



Common Interrupt Handler- SW common_handler: # entry point for exception handler # get the pointer to HW-thread local stack csrrw sp, mscratch, sp # swap sp and mscratch # save x1, x3 ~ x31 to stack (x2 is sp, save later) addi sp, sp, -128 sw x1, 4(sp) sw x3, 12(sp) ... sw x31, 124(sp) # save original sp (now in mscratch) to stack csrr s0, mscratch # store mscratch to s0 sw s0, 8(sp) September 27, 2017 http://csg.csall.mit.edu/6.175 L09-24

Common handler- SW cont. Setting up and calling IH_Dispacher common_handler: ... # we have saved all GPRs to stack # call C function to handle interrupt csrr a0, mcause # arg 0: cause csrr a1, mepc # arg 1: epc mv a2, sp # arg 2: sp - pointer to all saved GPRs jal ih_dispatcher # calls ih_dispatcher which may # have been written in C # return value is the PC to resume csrw mepc, a0 # restore mscratch and all GPRs addi s0, sp, 128; csrw mscratch, s0 lw x1, 4(sp); lw x3, 12(sp); ...; lw x31, 124(sp)

lw x2, 8(sp) # restore sp at last
mret # finish handling interrupt

September 27, 2017

IH Dispatcher (in C)
long ih_dispatcher(long cause, long epc, long *regs) {
 // regs[i] refers to GPR xi stored in stack
 if(cause == 0x02)
 // illegal instruction
 return illegal_ih(cause, epc, regs);
 else if(cause == 0x08)
 // ecall (environment-call) instruction
 return syscall_ih(cause, epc, regs);
 else ... // other causes
}
September 27, 2017
http://csg.csall.mit.edu/6.175
L09-26

http://csg.csail.mit.edu/6.175

SW emulation of MULT instruction

mul rd, rs1, rs2

- With proper exception handlers we can implement unsupported instructions in SW
- ♦ MUL returns the low 32-bit result of rs1*rs2 into rd
- MUL is decoded as an unsupported instruction and will throw an Illegal Instruction exception
- SW handles the exception in illegal_inst_ih() function
 - illegal_inst_ih() checks the opcode and function code of MUL to call the emulated multiply function
- Control is resumed to epc + 4 after emulation is done (ERET)

September 27, 2017 http://csg.csail.mit.edu/6.175

September 27, 2017

```
Illegal Instruction IH (in C)
long illegal_inst_ih(long cause, long epc, long *regs)
{    uint32_t inst = *((uint32_t*)epc); // fetch inst
    // check opcode & function codes
    if((inst & MASK_MUL) == MATCH_MUL) {
        // is MUL, extract rd, rs1, rs2 fields
        int rd = (inst >> 7) & 0x01F;
        int rs1 = ...; int rs2 = ...;
        // emulate regs[rd] = regs[rs1] * regs[rs2]
        emulate_multiply(rd, rs1, rs2, regs);
        return epc + 4; // done, resume at epc+4
    } else abort();
}
```

http://csg.csail.mit.edu/6.175

14