



This schematic extends the functionality already included in the micro-ATMEGA32M1 schematic, adding a mode select switch, programming header, reset button and LED indication for TX, RX and RSTn.

- IN[4:6] of the LED buffer have been left unconnected, but are broken out on ports LED\_BUF\_IN[4:6]. They can be connected in the schematic which includes this sheet up to an additional 3 lines. Highly recommend more blinking lights.

Title		UTAT SS	
Size	Number	Revision	
A4	PCBS-COMMON	1.1	
Date:	2019-09-30	Sheet 2	of 20
File:	C:\Users\...\micro-circuit-ATMEGA64M1.SchDoc	Drawn By:	Dylan Vogel

# POWER INPUT




This schematic implements the ATMEGA64M1 microcontroller with a 8 MHz external crystal and necessary power connections.


- Crystal is connected in a Pierce configuration, values of the capacitors were calculated based on the capacitance of the crystal and ESR.
- I would read through 18.5.2 and 18.6.2 of the complete 64M1 datasheet if you're interested in the motivation behind the ADC input connections. They recommend connecting AVCC through a RC lowpass network to minimize noise.
- If the ADC functionality of the device is used, either AVCC or the internal 2.56 V source can be selected in software as the reference voltage.

Title		UTAT SS	
Size	Number	Revision	
A4	PCBS-COMMON	1.1	
Date:	2019-09-30	Sheet 3	of 20
File:	C:\Users\...\micro-ATMEGA64M1.SchDoc Drawn By: Dylan Vogel		

# INPUT POWER




# LED BUFFER



This schematic implements the SN74HC365PW non-inverting, tri-state hex buffer as an LED monitoring circuit. Connecting a signal to IN[1:6] will light up the corresponding LED on OUT[1:6].

- The BUF\_EN\_N input can be connected to a microcontroller to control the buffer. An input HIGH will set the outputs to high-impedance and disable the LEDs.
- In the schematic symbol which references this schematic sheet, parameters LED[1:6] can be added to specify the colour of each LED. See the micro-circuit common sheet for an example of this.
- Unconnected inputs should be grounded if you don't want random flickering of the LEDs.


Title		UTAT SS
led-monitoring-SN74HC365PW.SchDoc	Number	Revision
A4	PCBS-COMMON	1.1
Date: 2019-09-30	Sheet 4 of 20	
File: C:\Users\...\led-monitoring-SN74HC365PW.SchDoc	Drawn By: Dylan Vogel	



Breaks out the Port Expander GPIOs into harnesses

ADDRESS: 0b001

Title		
Port Expander Breakout.SchDoc		UTAT SS
Size	Number	Revision
A4	5	v4.2
Date:	2019-09-30	Sheet 5 of 20
File:	C:\Users\...\Port Expander Breakout.SchDoc	Drawn By: Dylan Vogel





Breaks out the Port Expander GPIOs into harnesses

ADDRESS: 0b010

Title		
Port Expander Breakout.SchDoc		UTAT SS
Size	Number	Revision
A4	5	v4.2
Date:	2019-09-30	Sheet 5 of 20
File:	C:\Users\...\Port Expander Breakout.SchDoc	Drawn By: Dylan Vogel

# POWER INPUTS



ADDRESS: 0b001

## CHANNEL SELECTION

ONLY SOLDER ONE 0 OHM FROM EACH PAIR  
PEX ADDRESS = A2 A1 A0  
VCC == 1 GND == 0



This schematic implements the MCP23S17 SPI port expander, and does some common-sense things like adding a bypass capacitor to the power supply and pull-up resistors to RST\_N and CS\_N.

Multiple port expanders can be connected to the same CS\_N line, and accessed via a device address that is used during software communication. This address is set in hardware via the A2, A1 and A0 pins. Soldering a 0 ohm resistor to VCC will set that bit to 1, and soldering to GND will set that bit to 0.

In the schematic which includes this file, you should make some note of the relevant hardware address that should be soldered during manufacturing.

Title			
pex-MCP23S17.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.1
Date:	2019-09-30	Sheet 6	of 20
File:	C:\Users\...\pex-MCP23S17.SchDoc	Drawn By:	Dylan Vogel

# POWER INPUTS



ADDRESS: 0b010

## CHANNEL SELECTION

ONLY SOLDER ONE 0 OHM FROM EACH PAIR  
 PEX ADDRESS = A2 A1 A0  
 VCC == 1 GND == 0


This schematic implements the MCP23S17 SPI port expander, and does some common-sense things like adding a bypass capacitor to the power supply and pull-up resistors to RST\_N and CS\_N.

Multiple port expanders can be connected to the same CS\_N line, and accessed via a device address that is used during software communication. This address is set in hardware via the A2, A1 and A0 pins. Soldering a 0 ohm resistor to VCC will set that bit to 1, and soldering to GND will set that bit to 0.

In the schematic which includes this file, you should make some note of the relevant hardware address that should be soldered during manufacturing.


Title			UTAT SS	
pex-MCP23S17.SchDoc			Revision	
Size	Number		1.1	
A4	PCBS-COMMON			
Date:	2019-09-30	Sheet 6	of 20	
File:	C:\Users\...\pex-MCP23S17.SchDoc	Drawn By:	Dylan Vogel	





Breaks out the ADC channels into harnesses

Title			
ADC Breakout.SchDoc		UTAT SS	
Size	Number	Revision	
A4	7	v4.2	
Date:	2019-09-30	Sheet 7	of 20
File:	C:\Users\...\ADC Breakout.SchDoc	Drawn By:	Lorna Lan, Dylan Vogel




Breaks out the ADC channels into harnesses

Title		UTAT SS	
Size	Number	Revision	
A4	7	v4.2	
Date:	2019-09-30	Sheet 7	of 20
File:	C:\Users\...\ADC Breakout.SchDoc	Drawn By: Lorna Lan, Dylan Vogel	


# POWER PORTS

## AVCC >= VCC (pg 51)




# ADC INPUT BUFFER

See pg. 50 for discussion of unity buffer design procedure




# 2V5 REFERENCE

Output cap should have ESR from 1 - 1.5 ohm (see pg. 21)



# ADC



This schematic implements the ADS7952 analog-to-digital converter with a 2.5V reference and a unity-gain buffer on the output of the internal multiplexer.

- Recommended input impedance should be < 1K. Higher source impedances possible with slower sampling.
- Breaks out 2V5 for use as reference outside the circuit
- All necessary bypassing and pull-ups implemented in the ADS7952 schematic
- In most low-performance applications, AVCC and VCC can be tied together
- In the layout, the pins tied to AGND should be put on a local GND pour and then tied to the global ground plane with low-impedance.
- 100 ohm resistors on the SPI input help to isolate the ADC from digital noise




Figure 44. Layout Example





Figure 70. Recommended Layout for the VQFN Packaged Device

Title			
adc-circuit-ADS7952.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.1
Date:	2019-09-30	Sheet 8	of 20
File:	C:\Users\...adc-circuit-ADS7952.SchDoc		Drawn By: Dylan Vogel


# POWER PORTS

## AVCC >= VCC (pg 51)




# ADC INPUT BUFFER

See pg. 50 for discussion of unity buffer design procedure




# 2V5 REFERENCE

Output cap should have ESR from 1 - 1.5 ohm (see pg. 21)



# ADC



This schematic implements the ADS7952 analog-to-digital converter with a 2.5V reference and a unity-gain buffer on the output of the internal multiplexer.

- Recommended input impedance should be < 1K. Higher source impedances possible with slower sampling.
- Breaks out 2V5 for use as reference outside the circuit
- All necessary bypassing and pull-ups implemented in the ADS7952 schematic
- In most low-performance applications, AVCC and VCC can be tied together
- In the layout, the pins tied to AGND should be put on a local GND pour and then tied to the global ground plane with low-impedance.
- 100 ohm resistors on the SPI input help to isolate the ADC from digital noise




Figure 44. Layout Example






Figure 70. Recommended Layout for the VQFN Packaged Device

Title		UTAT SS	
Size	Number	Revision	
A4	PCBS-COMMON	1.1	
Date:	2019-09-30	Sheet 8	of 20
File:	C:\Users\...\adc-circuit-ADS7952.SchDoc	Drawn By:	Dylan Vogel

POWER INPUTS  
AVCC >= VCC (pg 51)




See pg 53, each +VA pin should have it's own 1uF




12 CHANNEL ADC

Title			UTAT SS	
adc-ADS7952.SchDoc			Revision	
Size	Number		1.1	
A4	PCBS-COMMON			
Date:	2019-09-30	Sheet	9	of 20
File:	C:\Users\...\adc-ADS7952.SchDoc	Drawn By:	Dylan Vogel	

POWER INPUTS  
AVCC >= VCC (pg 51)




See pg 53, each +VA pin should have it's own 1uF




12 CHANNEL ADC

Title		UTAT SS	
adc-ADS7952.SchDoc		Revision	
Size	Number	1.1	
A4	PCBS-COMMON		
Date:	2019-09-30	Sheet	9 of 20
File:	C:\Users\...\adc-ADS7952.SchDoc	Drawn By:	Dylan Vogel


MOTOR DRIVERS



MOTOR TEMP SENSING




MOTOR LIMIT SWITCHES



Title		UTAT SS	
Size	Number	Revision	
A4	11	v4.2	
Date:	2019-09-30	Sheet 11	of 20
File:	C:\Users\...\Motors.SchDoc	Drawn By: Lorna Lan, Dylan Vogel	

## DRV8834 LAYOUT



## DRV8834 Motor Driver Notes


Datasheet: <http://www.ti.com/lit/ds/symlink/drv8834.pdf>

Indexer mode of this motor driver was tested to be not functioning, so everything is set in hardware to implement only the PHASE/ENABLE mode.


Implemented a voltage divider to set-up the xVREF voltage if want to modify xISEN and the resistor later. VREFO is left unconnected.

About decay settings: decay mode is selected by the voltage presented at the xDECAY pins in PHASE/ENABLE mode. It is also recommended with a pull-down to ground and a GPIO for setting.

## POWER INPUTS




### LED INDICATION



Title			
DRV8834.SchDoc		UTAT SS	
Size	Number	Revision	
A4	12	v4.2	
Date:	2019-09-30	Sheet 12	of 20
File:	C:\Users\...\DRV8834.SchDoc	Drawn By:	Lorna Lan, Dylan Vogel



## DRV8834 LAYOUT




## DRV8834 Motor Driver Notes

Datasheet: <http://www.ti.com/lit/ds/symlink/drv8834.pdf>


Indexer mode of this motor driver was tested to be not functioning, so everything is set in hardware to implement only the PHASE/ENABLE mode.

Implemented a voltage divider to set-up the xVREF voltage if want to modify xISEN and the resistor later. VREFO is left unconnected.

About decay settings: decay mode is selected by the voltage presented at the xDECAY pins in PHASE/ENABLE mode. It is also recommended with a pull-down to ground and a GPIO for setting.




## LED INDICATION




Title			
DRV8834.SchDoc		UTAT SS	
Size	Number	Revision	
A4	12	v4.2	
Date:	2019-09-30	Sheet 12	of 20
File:	C:\Users\...\DRV8834.SchDoc	Drawn By:	Lorna Lan, Dylan Vogel









Title		UTAT SS	
Size	Number	Revision	
A4	15	v4.2	
Date:	2019-09-30	Sheet 15	of 20
File:	C:\Users\...\Heater Control.SchDoc	Drawn By:	Lorna Lan



Title		UTAT SS	
Size	Number	Revision	
A4	15	v4.2	
Date:	2019-09-30	Sheet 15	of 20
File:	C:\Users\...\Heater Control.SchDoc	Drawn By:	Lorna Lan







See pg. 28 of the datasheet for layout guidelines



- Device is meant to be used in a 3.3 V system
- 100 Ohm current limiting resistors placed on the digital lines to minimize digital noise to the device
- Only two CAN transceivers on the bus should have 120 ohm terminations. Other devices should be placed on 'stub' networks where the terminations are left unsoldered

Title		
can-SN65HVD233.SchDoc		UTAT SS
Size	Number	Revision
A4	PCBS-COMMON	1.2
Date:	2019-09-30	Sheet 16 of 20
File:	C:\Users\...can-SN65HVD233.SchDoc	Drawn By: Dylan Vogel





Title			UTAT SS	
MF Thermistors.SchDoc			Revision	
Size	Number		v4.1	
A4	17		of 20	
Date:	2019-09-30		Sheet 17	of 20
File:	C:\Users\...\MF Thermistors.SchDoc		Drawn By: Lorna Lan, Dylan Vogel	









Title		
thermistor-input-10k.SchDoc		UTAT SS
Size	Number	Revision
A4	PCBS-COMMON	1.2
Date:	2019-09-30	Sheet 18 of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By: B. Almeida, D. Vogel





Title			
thermistor-input-10k.SchDoc		UTAT SS	
Size	Number	Revision	
A4	PCBS-COMMON	1.2	
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel





Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel





Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel





Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel



Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel





Title			
thermistor-input-10k.SchDoc		UTAT SS	
Size	Number	Revision	
A4	PCBS-COMMON	1.2	
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel





Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel









Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel





Title			
thermistor-input-10k.SchDoc		UTAT SS	
Size	Number	Revision	
A4	PCBS-COMMON	1.2	
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel





Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel



Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel



Title			
thermistor-input-10k.SchDoc		UTAT SS	
Size	Number	Revision	
A4	PCBS-COMMON	1.2	
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel



Title			
thermistor-input-10k.SchDoc			UTAT SS
Size	Number		Revision
A4	PCBS-COMMON		1.2
Date:	2019-09-30	Sheet 18	of 20
File:	C:\Users\...\thermistor-input-10k.SchDoc	Drawn By:	B. Almeida, D. Vogel