




University of Tehran
Electrical and Computer Engineering Department
Computer Architecture
Computer Assignment #4
MIPS Pipeline

Name	Danial Saeedi Mohammad Ghare Hasanloo
Student No	810198571 810198461
Date	Tuesday - 2022 04 January

1. Datapath



2. Control Unit

	ALUOp	MemtoReg	Reg_Write	Mem_Read	Reg_Write	Branch	ALUsrc	ld	regDst	writeDst	Mem_Write	Jump
add	101	0	1	0	0	0	1	0	0	000	0	00
sub	101	0	1	0	0	0	1	0	0	000	0	00
and	101	0	1	0	0	0	1	0	0	000	0	00
or	101	0	1	0	0	0	1	0	0	000	0	00
sllt	101	0	1	0	0	0	1	0	0	000	0	00
addi	000	1	0	0	0	0	1	0	0	000	0	00
slli	011	1	0	0	0	0	1	0	0	000	0	00
lw	000	0	1	1	0	0	1	0	0	100	0	00
sw	000	0	0	0	0	0	1	0	0	000	1	00
beq	001	0	0	0	0	1	0	0	0	000	0	00
j	0	0	0	0	0	0	0	0	0	000	0	01
jr	0	0	0	0	0	0	0	0	0	000	0	10
jal	0	0	1	0	0	0	0	0	1	001	0	01

3. ALU Truth Table & Controller

ALUop	ALUoperation	func
000	0000	x
001	0111	x
010	1000	x
011	0110	x
100	0010	x
101	0000	add
101	0001	sub
101	0011	and
101	0100	or
101	0101	xor
101	0110	slt

ALU_Sel	Output
0000	In1 + In2
0001	In1 - In2
0011	In1 & In2
0100	In1 In2
0101	In1 ^ In2
0110	slt
0111	Branch Equal
1000	Branch Not Equal

Testbench

