

Experiment 3 - Function Generator

Mohammad Ghareh Hasanloo, 810198461

Danial Saeedi, 810198571

Abstract— This is the report of experiment 3 and in this experiment, we have create an Arbitrary Function Generator (AFG) which generates a wide variety of waveforms with different amplitude and frequency. The shape of output can be sine, square, rhomboid, saw-tooth and any arbitrary waveform.

Keywords— Waveform Generator, Amplitude Selector, DAC, ROM, Frequency Selector, Full-wave rectified, Half-wave rectified, Pulse Width Modulation

1 Waveform Generator

In this part we are going to create waveform generator which can display shapes include reciprocal, square, triangle, sine, full waved rectified and half wave rectified. These shapes are based on a counter. The output of frequency selector is the input working as clock for the waveform. The results can be seen below.



Fig. 1 Triangle Output




Fig. 2 Sine Output




Fig. 3 Half-waved Rectified Output




Fig. 4 Reciprocal Output




Fig. 5 Full-waved Rectified Output




Fig. 6 Square Output

Also beside all of mentioned output shapes, Direct Digital Synthesis (DDS) is designed to generate arbitrary phase output from a clock.

```

1  `timescale 1ns/1ns
2  module PWM(
3      input clk,rst,
4      input [7:0] PWM_in,
5      output PWM_out
6  );
7
8  reg [7:0] cnt;
9  always @(posedge clk, posedge rst)begin
10     if(rst)
11         cnt<=8'b00000000;
12     else
13         cnt <= cnt + 1'b1;
14 end
15
16 assign PWM_out =(PWM_in < cnt) ? 1'b1 : 1'b0;
17 endmodule

```

Fig. 9 PWM Verilog Code

The final design of circuit can be seen below.

The output of PWM's testbench is shown below.




Fig. 7 Final Design in Quartus

Before Adding frequency and amplitude selector, the function generator is tested by the code below.

```

1  `timescale 1ns/1ns
2
3  module Waveform_Generator_TB ();
4
5      reg clk = 0 , rst = 1;
6      wire [7:0]count , wave;
7
8      Waveform_Generator CUT (clk, rst, 3'b010, count, wave);
9      counter UUT(.clk(clk),.pin(),.select(1'b1),.ld(),.rst(rst),.en(1'b1),.pout(count),.co());
10
11     always #10 clk = ~clk;
12     initial begin
13         #20 rst = 0;
14         #100000 $stop;
15     end
16 endmodule

```

Fig. 8 Waveform Generator Testbench

2 Digital to Analog conversion using PWM

In this part, a Pulse Width Modulation (PWM) is used for digital to analog conversion. The code is shown below. It checks that if input of PWN is less than counter, then output of PWN is set to one, otherwise zero.




Fig. 10 Counter Verilog Description

3 Frequency Selector

A frequency selector is added before waveform generator to divide the input to a value and you are able to choose what value you want to divide. The output is shown below.




Fig. 11 Frequency Selector Testbench Output

```

1  module Frequency_Selector_TB();
2      reg RO_Clk, rstt, ldd;
3      reg [4:0] SWW;
4      wire clk_to_wgg;
5      wire [8:0] countt;
6
7      Frequency_Selector CUT(RO_Clk, rstt, ldd, SWW, clk_to_wgg, countt);
8
9      initial begin
10         RO_Clk = 1'b0;
11         repeat(20000) #10 RO_Clk = ~RO_Clk;
12     end
13
14     initial begin rstt = 1'b0; end
15
16     initial begin SWW = 5'b0; end
17
18     initial begin
19         #20 ldd = 1;
20         #20 ldd = 0;
21         #20000 $stop;
22     end
23
24 endmodule

```

Fig. 12 Frequency Detector Testbench Output

4 Amplitude Selector

This function is designed to divide the output by a number. Here we have Amplitudes 1, 2, 4 and 8. The related testbench is shown below.

```

1  module Amplitude_Selector_TB();
2      reg [7:0] inn;
3      reg [1:0] SWW;
4      wire [7:0] outt;
5
6      Amplitude_Selector UUT(inn, SWW, outt);
7
8      initial begin
9         inn = 8'b11110000;
10     end
11
12     initial begin SWW = 2'b00; end
13
14     initial begin
15         #20 SWW = 2'b00;
16         #20 SWW = 2'b01;
17         #20 SWW = 2'b10;
18         #20 SWW = 2'b11;
19         #20 $stop;
20     end
21 endmodule

```

Fig. 14 Amplitude Selector Testbench




Fig. 13 Amplitude Selector Output