# Experiment 4 - Accelerator and Wrappers

Mohammad Ghareh Hasanloo, 810198461

Danial Saeedi, 810198571

Abstract— This is the report of experiment 4 and in this experiment, at first a testbench is implemented for exponential engine functionality. Then exponential accelerator wrapper is added to control handshaking by a controller and an input buffer. At last the accelerator is implemented on FPGA to see output with LEDs.

**Keywords**— Exponential Engine, Exponential Accelerator Wrapper, Accelerator Buffer, Huffman Style, Handshaking

### 1 Exponential Engine

In this part a testbench is written to check functionality of exponential engine. Code and its functionality can be seen below.

Fig. 1 Testbench




Fig. 2 Testbench Result with Three Inputs

The maximum frequency of this accelerator after synthesizing design is shown below.




Fig. 3 Maximum Frequency Calculated by Quartus



Fig. 4 Synthesis's Result

#### 2 Exponential Accelerator Wrapper

This part is designed to accelerator calculates multiple exponential values. CPU saves input values into input buffer and exponential engine uses these values to compute corresponding outputs. In this project, an input buffer is just implemented and the memory element is ROM. A top level wasn't implemented because of Quartus option to make top

level. The input values are stored as mif file inside ROM. The ROM is shown below.

```
ROM.mif - Notepad

File Edit Format View Help

WIDTH=16;

DEPTH=256;

ADDRESS_RADIX=HEX;

DATA_RADIX=HEX;
```

#### CONTENT BEGIN

00: 8000;
01: CCCC;
02: 3333;
03: FD70;

Fig. 5 ROM Contents




Fig. 6 State Diagram of the Controller

Fig. 7 Wrapper's Controller



Fig. 8 Instance of ROM IP




Fig. 9 Block Diagram

## 3 Implementing Accelerator on FPGA

The wrapper is synthesized and implemented on FPGA board and the outputs are shown step by step below. the inputs has been shown in figure 5.




Fig. 10 The Picture before Starting Calculations




Fig. 11 Output for First Input




Fig. 14 Output for Forth Input




Fig. 12 Output for Second Input




Fig. 15 Board after Finishing Calculations




Fig. 13 Output for Third Input




Fig. 16 Pin Assignments